Skip to content

Commit d4fd2b5

Browse files
committed
[AMDGPU] Ensure divergence for v_alignbit
Change-Id: I23095fdd5e9fca5229ca042d757d30cd276e2397
1 parent f24aa3b commit d4fd2b5

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/AMDGPU/SIInstructions.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2412,11 +2412,11 @@ def : AMDGPUPat <
24122412

24132413
def : ROTRPattern <V_ALIGNBIT_B32_e64>;
24142414

2415-
def : GCNPat<(i32 (trunc (srl i64:$src0, (and i32:$src1, (i32 31))))),
2415+
def : GCNPat<(i32 (DivergentUnaryFrag<trunc> (srl i64:$src0, (and i32:$src1, (i32 31))))),
24162416
(V_ALIGNBIT_B32_e64 (i32 (EXTRACT_SUBREG (i64 $src0), sub1)),
24172417
(i32 (EXTRACT_SUBREG (i64 $src0), sub0)), $src1)>;
24182418

2419-
def : GCNPat<(i32 (trunc (srl i64:$src0, (i32 ShiftAmt32Imm:$src1)))),
2419+
def : GCNPat<(i32 (DivergentUnaryFrag<trunc> (srl i64:$src0, (i32 ShiftAmt32Imm:$src1)))),
24202420
(V_ALIGNBIT_B32_e64 (i32 (EXTRACT_SUBREG (i64 $src0), sub1)),
24212421
(i32 (EXTRACT_SUBREG (i64 $src0), sub0)), $src1)>;
24222422

0 commit comments

Comments
 (0)