Skip to content

Commit 2a76193

Browse files
prabhakarladgeertu
authored andcommitted
dt-bindings: clock: renesas,r9a09g077/87: Add SDHI_CLKHS clock ID
Add the SDHI high-speed clock (SDHI_CLKHS) definition for the Renesas RZ/T2H (R9A09G077) and RZ/N2H (R9A09G087) SoCs. SDHI_CLKHS is used as a core clock for the SDHI IP and operates at 800MHz. Signed-off-by: Lad Prabhakar <[email protected]> Reviewed-by: Geert Uytterhoeven <[email protected]> Link: https://lore.kernel.org/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]>
1 parent 292bf6c commit 2a76193

File tree

2 files changed

+2
-0
lines changed

2 files changed

+2
-0
lines changed

include/dt-bindings/clock/renesas,r9a09g077-cpg-mssr.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,5 +24,6 @@
2424
#define R9A09G077_CLK_PCLKH 12
2525
#define R9A09G077_CLK_PCLKM 13
2626
#define R9A09G077_CLK_PCLKL 14
27+
#define R9A09G077_SDHI_CLKHS 15
2728

2829
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G077_CPG_H__ */

include/dt-bindings/clock/renesas,r9a09g087-cpg-mssr.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,5 +24,6 @@
2424
#define R9A09G087_CLK_PCLKH 12
2525
#define R9A09G087_CLK_PCLKM 13
2626
#define R9A09G087_CLK_PCLKL 14
27+
#define R9A09G087_SDHI_CLKHS 15
2728

2829
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G087_CPG_H__ */

0 commit comments

Comments
 (0)