Skip to content

Commit 65ef237

Browse files
thierryredingthierryreding
committed
arm64: tegra: Add Tegra264 support
Add basic support for the Tegra264 SoC, sufficient for booting into an initial ramdisk. Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Thierry Reding <[email protected]>
1 parent f1358b1 commit 65ef237

File tree

1 file changed

+362
-0
lines changed

1 file changed

+362
-0
lines changed

‎arch/arm64/boot/dts/nvidia/tegra264.dtsi

Lines changed: 362 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,362 @@
1+
// SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
2+
3+
#include <dt-bindings/clock/nvidia,tegra264.h>
4+
#include <dt-bindings/interrupt-controller/arm-gic.h>
5+
#include <dt-bindings/mailbox/tegra186-hsp.h>
6+
#include <dt-bindings/reset/nvidia,tegra264.h>
7+
8+
/ {
9+
compatible = "nvidia,tegra264";
10+
interrupt-parent = <&gic>;
11+
#address-cells = <2>;
12+
#size-cells = <2>;
13+
numa-node-id = <0>;
14+
15+
reserved-memory {
16+
#address-cells = <2>;
17+
#size-cells = <2>;
18+
ranges;
19+
20+
shmem_bpmp: shmem@86070000 {
21+
compatible = "nvidia,tegra264-bpmp-shmem";
22+
reg = <0x0 0x86070000 0x0 0x2000>;
23+
no-map;
24+
};
25+
};
26+
27+
/* SYSTEM MMIO */
28+
bus@0 {
29+
compatible = "simple-bus";
30+
31+
#address-cells = <2>;
32+
#size-cells = <2>;
33+
34+
ranges = <0x00 0x00000000 0x00 0x00000000 0x01 0x00000000>;
35+
36+
misc@100000 {
37+
compatible = "nvidia,tegra234-misc";
38+
reg = <0x0 0x00100000 0x0 0x0f000>,
39+
<0x0 0x0c140000 0x0 0x10000>;
40+
};
41+
42+
timer@8000000 {
43+
compatible = "nvidia,tegra234-timer";
44+
reg = <0x0 0x08000000 0x0 0x140000>;
45+
interrupts = <GIC_SPI 773 IRQ_TYPE_LEVEL_HIGH>,
46+
<GIC_SPI 774 IRQ_TYPE_LEVEL_HIGH>,
47+
<GIC_SPI 775 IRQ_TYPE_LEVEL_HIGH>,
48+
<GIC_SPI 776 IRQ_TYPE_LEVEL_HIGH>;
49+
status = "disabled";
50+
};
51+
52+
gpcdma: dma-controller@8400000 {
53+
compatible = "nvidia,tegra264-gpcdma", "nvidia,tegra186-gpcdma";
54+
reg = <0x0 0x08400000 0x0 0x210000>;
55+
interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>,
56+
<GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>,
57+
<GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>,
58+
<GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>,
59+
<GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH>,
60+
<GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH>,
61+
<GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH>,
62+
<GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH>,
63+
<GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH>,
64+
<GIC_SPI 593 IRQ_TYPE_LEVEL_HIGH>,
65+
<GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH>,
66+
<GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH>,
67+
<GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH>,
68+
<GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH>,
69+
<GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH>,
70+
<GIC_SPI 599 IRQ_TYPE_LEVEL_HIGH>,
71+
<GIC_SPI 600 IRQ_TYPE_LEVEL_HIGH>,
72+
<GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>,
73+
<GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>,
74+
<GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>,
75+
<GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>,
76+
<GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>,
77+
<GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>,
78+
<GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH>,
79+
<GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>,
80+
<GIC_SPI 609 IRQ_TYPE_LEVEL_HIGH>,
81+
<GIC_SPI 610 IRQ_TYPE_LEVEL_HIGH>,
82+
<GIC_SPI 611 IRQ_TYPE_LEVEL_HIGH>,
83+
<GIC_SPI 612 IRQ_TYPE_LEVEL_HIGH>,
84+
<GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH>,
85+
<GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH>,
86+
<GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH>;
87+
#dma-cells = <1>;
88+
iommus = <&smmu1 0x00000800>;
89+
dma-coherent;
90+
dma-channel-mask = <0xfffffffe>;
91+
status = "disabled";
92+
};
93+
94+
hsp_top: hsp@8800000 {
95+
compatible = "nvidia,tegra264-hsp";
96+
reg = <0x0 0x08800000 0x0 0xd0000>;
97+
interrupts = <GIC_SPI 620 IRQ_TYPE_LEVEL_HIGH>,
98+
<GIC_SPI 622 IRQ_TYPE_LEVEL_HIGH>,
99+
<GIC_SPI 623 IRQ_TYPE_LEVEL_HIGH>,
100+
<GIC_SPI 624 IRQ_TYPE_LEVEL_HIGH>,
101+
<GIC_SPI 625 IRQ_TYPE_LEVEL_HIGH>,
102+
<GIC_SPI 626 IRQ_TYPE_LEVEL_HIGH>,
103+
<GIC_SPI 637 IRQ_TYPE_LEVEL_HIGH>,
104+
<GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH>,
105+
<GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH>;
106+
interrupt-names = "doorbell", "shared0", "shared1", "shared2",
107+
"shared3", "shared4", "shared5", "shared6",
108+
"shared7";
109+
#mbox-cells = <2>;
110+
};
111+
112+
rtc: rtc@c2c0000 {
113+
compatible = "nvidia,tegra264-rtc", "nvidia,tegra20-rtc";
114+
reg = <0x0 0x0c2c0000 0x0 0x10000>;
115+
interrupt-parent = <&pmc>;
116+
interrupts = <65 IRQ_TYPE_LEVEL_HIGH>;
117+
clocks = <&bpmp TEGRA264_CLK_CLK_S>;
118+
clock-names = "rtc";
119+
status = "disabled";
120+
};
121+
122+
serial@c4e0000 {
123+
compatible = "nvidia,tegra264-utc";
124+
reg = <0x0 0x0c4e0000 0x0 0x8000>,
125+
<0x0 0x0c4e8000 0x0 0x8000>;
126+
reg-names = "tx", "rx";
127+
interrupts = <GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH>;
128+
rx-threshold = <4>;
129+
tx-threshold = <4>;
130+
status = "disabled";
131+
};
132+
133+
serial@c5a0000 {
134+
compatible = "nvidia,tegra264-utc";
135+
reg = <0x0 0x0c5a0000 0x0 0x8000>,
136+
<0x0 0x0c5a8000 0x0 0x8000>;
137+
reg-names = "tx", "rx";
138+
interrupts = <GIC_SPI 527 IRQ_TYPE_LEVEL_HIGH>;
139+
rx-threshold = <4>;
140+
tx-threshold = <4>;
141+
status = "disabled";
142+
};
143+
144+
uart0: serial@c5f0000 {
145+
compatible = "arm,sbsa-uart";
146+
reg = <0x0 0x0c5f0000 0x0 0x10000>;
147+
interrupts = <GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH>;
148+
status = "disabled";
149+
};
150+
151+
pmc: pmc@c800000 {
152+
compatible = "nvidia,tegra264-pmc";
153+
reg = <0x0 0x0c800000 0x0 0x100000>,
154+
<0x0 0x0c990000 0x0 0x10000>,
155+
<0x0 0x0ca00000 0x0 0x10000>,
156+
<0x0 0x0c980000 0x0 0x10000>,
157+
<0x0 0x0c9c0000 0x0 0x40000>;
158+
reg-names = "pmc", "wake", "aotag", "scratch", "misc";
159+
#interrupt-cells = <2>;
160+
interrupt-controller;
161+
};
162+
};
163+
164+
/* TOP_MMIO */
165+
bus@8100000000 {
166+
compatible = "simple-bus";
167+
168+
#address-cells = <2>;
169+
#size-cells = <2>;
170+
171+
ranges = <0x00 0x00000000 0x81 0x00000000 0x01 0x00000000>, /* MMIO */
172+
<0x01 0x00000000 0x00 0x20000000 0x00 0x40000000>, /* non-prefetchable memory (32-bit) */
173+
<0x02 0x00000000 0xd0 0x00000000 0x08 0x80000000>; /* ECAM, prefetchable memory, I/O */
174+
175+
smmu1: iommu@5000000 {
176+
compatible = "arm,smmu-v3";
177+
reg = <0x00 0x5000000 0x0 0x200000>;
178+
interrupts = <GIC_SPI 12 IRQ_TYPE_EDGE_RISING>,
179+
<GIC_SPI 13 IRQ_TYPE_EDGE_RISING>;
180+
interrupt-names = "eventq", "gerror";
181+
status = "disabled";
182+
183+
#iommu-cells = <1>;
184+
dma-coherent;
185+
};
186+
187+
smmu2: iommu@6000000 {
188+
compatible = "arm,smmu-v3";
189+
reg = <0x00 0x6000000 0x0 0x200000>;
190+
interrupts = <GIC_SPI 1 IRQ_TYPE_EDGE_RISING>,
191+
<GIC_SPI 2 IRQ_TYPE_EDGE_RISING>;
192+
interrupt-names = "eventq", "gerror";
193+
status = "disabled";
194+
195+
#iommu-cells = <1>;
196+
dma-coherent;
197+
};
198+
199+
smmu0: iommu@a000000 {
200+
compatible = "arm,smmu-v3";
201+
reg = <0x00 0xa000000 0x0 0x200000>;
202+
interrupts = <GIC_SPI 21 IRQ_TYPE_EDGE_RISING>,
203+
<GIC_SPI 22 IRQ_TYPE_EDGE_RISING>;
204+
interrupt-names = "eventq", "gerror";
205+
status = "disabled";
206+
207+
#iommu-cells = <1>;
208+
dma-coherent;
209+
};
210+
211+
smmu4: iommu@b000000 {
212+
compatible = "arm,smmu-v3";
213+
reg = <0x00 0xb000000 0x0 0x200000>;
214+
interrupts = <GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
215+
<GIC_SPI 31 IRQ_TYPE_EDGE_RISING>;
216+
interrupt-names = "eventq", "gerror";
217+
status = "disabled";
218+
219+
#iommu-cells = <1>;
220+
dma-coherent;
221+
};
222+
223+
gic: interrupt-controller@46000000 {
224+
compatible = "arm,gic-v3";
225+
reg = <0x00 0x46000000 0x0 0x010000>, /* GICD */
226+
<0x00 0x46080000 0x0 0x400000>; /* GICR */
227+
interrupt-parent = <&gic>;
228+
interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
229+
230+
redistributor-stride = <0x0 0x40000>;
231+
#redistributor-regions = <1>;
232+
#interrupt-cells = <3>;
233+
interrupt-controller;
234+
235+
#address-cells = <2>;
236+
#size-cells = <2>;
237+
238+
ranges = <0x0 0x0 0x00 0x46000000 0x0 0x1000000>;
239+
240+
its: msi-controller@40000 {
241+
compatible = "arm,gic-v3-its";
242+
reg = <0x0 0x40000 0x0 0x40000>;
243+
#msi-cells = <1>;
244+
msi-controller;
245+
};
246+
};
247+
};
248+
249+
/* DISP_USB MMIO */
250+
bus@8800000000 {
251+
compatible = "simple-bus";
252+
#address-cells = <2>;
253+
#size-cells = <2>;
254+
255+
ranges = <0x00 0x00000000 0x88 0x00000000 0x01 0x00000000>;
256+
257+
smmu3: iommu@6000000 {
258+
compatible = "arm,smmu-v3";
259+
reg = <0x00 0x6000000 0x0 0x200000>;
260+
interrupts = <GIC_SPI 225 IRQ_TYPE_EDGE_RISING>,
261+
<GIC_SPI 226 IRQ_TYPE_EDGE_RISING>;
262+
interrupt-names = "eventq", "gerror";
263+
status = "disabled";
264+
265+
#iommu-cells = <1>;
266+
dma-coherent;
267+
};
268+
};
269+
270+
/* UPHY MMIO */
271+
bus@a800000000 {
272+
compatible = "simple-bus";
273+
#address-cells = <2>;
274+
#size-cells = <2>;
275+
276+
ranges = <0x00 0x00000000 0xa8 0x00000000 0x40 0x00000000>, /* MMIO, ECAM, prefetchable memory, I/O */
277+
<0x80 0x00000000 0x00 0x20000000 0x00 0x40000000>; /* non-prefetchable memory (32-bit) */
278+
};
279+
280+
cpus {
281+
#address-cells = <1>;
282+
#size-cells = <0>;
283+
284+
cpu0: cpu@0 {
285+
compatible = "arm,armv8";
286+
device_type = "cpu";
287+
reg = <0x00000>;
288+
status = "okay";
289+
290+
enable-method = "psci";
291+
numa-node-id = <0>;
292+
293+
i-cache-size = <65536>;
294+
i-cache-line-size = <64>;
295+
i-cache-sets = <256>;
296+
d-cache-size = <65536>;
297+
d-cache-line-size = <64>;
298+
d-cache-sets = <256>;
299+
};
300+
301+
cpu1: cpu@1 {
302+
compatible = "arm,armv8";
303+
device_type = "cpu";
304+
reg = <0x10000>;
305+
status = "okay";
306+
307+
enable-method = "psci";
308+
numa-node-id = <0>;
309+
310+
i-cache-size = <65536>;
311+
i-cache-line-size = <64>;
312+
i-cache-sets = <256>;
313+
d-cache-size = <65536>;
314+
d-cache-line-size = <64>;
315+
d-cache-sets = <256>;
316+
};
317+
};
318+
319+
bpmp: bpmp {
320+
compatible = "nvidia,tegra264-bpmp", "nvidia,tegra186-bpmp";
321+
mboxes = <&hsp_top TEGRA_HSP_MBOX_TYPE_DB
322+
TEGRA_HSP_DB_MASTER_BPMP>;
323+
memory-region = <&shmem_bpmp>;
324+
#clock-cells = <1>;
325+
#reset-cells = <1>;
326+
#power-domain-cells = <1>;
327+
328+
i2c {
329+
compatible = "nvidia,tegra186-bpmp-i2c";
330+
nvidia,bpmp-bus-id = <5>;
331+
#address-cells = <1>;
332+
#size-cells = <0>;
333+
};
334+
335+
thermal {
336+
compatible = "nvidia,tegra186-bpmp-thermal";
337+
#thermal-sensor-cells = <1>;
338+
};
339+
};
340+
341+
pmu {
342+
compatible = "arm,armv8-pmuv3";
343+
interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
344+
status = "okay";
345+
};
346+
347+
psci {
348+
compatible = "arm,psci-1.0";
349+
status = "okay";
350+
method = "smc";
351+
};
352+
353+
timer {
354+
compatible = "arm,armv8-timer";
355+
interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
356+
<GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
357+
<GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
358+
<GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>,
359+
<GIC_PPI 12 IRQ_TYPE_LEVEL_LOW>;
360+
status = "okay";
361+
};
362+
};

0 commit comments

Comments
 (0)