Skip to content

Conversation

sleepywill
Copy link

Support for Verilog added. Just copied the logic for C, which appears to work well.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant