Skip to content

Commit 10b08c4

Browse files
committed
fixup! clang-format
1 parent 4928eff commit 10b08c4

File tree

1 file changed

+3
-1
lines changed

1 file changed

+3
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -22007,7 +22007,9 @@ RISCVTargetLowering::findRepresentativeClass(const TargetRegisterInfo *TRI,
2200722007
switch (VT.SimpleTy) {
2200822008
default:
2200922009
return TargetLowering::findRepresentativeClass(TRI, VT);
22010-
case MVT::i8: case MVT::i16: case MVT::i32:
22010+
case MVT::i8:
22011+
case MVT::i16:
22012+
case MVT::i32:
2201122013
RRC = &RISCV::GPRRegClass;
2201222014
break;
2201322015
}

0 commit comments

Comments
 (0)