We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 74e65af commit 1946132Copy full SHA for 1946132
llvm/test/CodeGen/RISCV/GlobalISel/store-fp-zero-to-x0.ll
@@ -1,7 +1,7 @@
1
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
2
-; RUN: llc -global-isel -mtriple=riscv32 -global-isel -mattr=+f,+zfh < %s \
+; RUN: llc -global-isel -mtriple=riscv32 -mattr=+f,+zfh < %s \
3
; RUN: | FileCheck %s --check-prefix=RV32
4
-; RUN: llc -global-isel -mtriple=riscv64 -global-isel -mattr=+d,+zfh < %s \
+; RUN: llc -global-isel -mtriple=riscv64 -mattr=+d,+zfh < %s \
5
; RUN: | FileCheck %s --check-prefix=RV64
6
7
define void @zero_f16(ptr %i) {
0 commit comments