Skip to content

Commit 23a3ab0

Browse files
Removed braces from if statements that do not need them
1 parent 8ce2dd1 commit 23a3ab0

File tree

1 file changed

+5
-6
lines changed

1 file changed

+5
-6
lines changed

llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp

Lines changed: 5 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -12368,20 +12368,19 @@ SDValue DAGCombiner::visitMHISTOGRAM(SDNode *N) {
1236812368
MachineMemOperand *MMO = HG->getMemOperand();
1236912369
ISD::MemIndexType IndexType = HG->getIndexType();
1237012370

12371-
if (ISD::isConstantSplatVectorAllZeros(Mask.getNode())) {
12371+
if (ISD::isConstantSplatVectorAllZeros(Mask.getNode()))
1237212372
return Chain;
12373-
}
12373+
1237412374
SDValue Ops[] = {Chain, Inc, Mask, BasePtr, Index,
1237512375
HG->getScale(), HG->getIntID()};
12376-
if (refineUniformBase(BasePtr, Index, HG->isIndexScaled(), DAG, DL)) {
12376+
if (refineUniformBase(BasePtr, Index, HG->isIndexScaled(), DAG, DL))
1237712377
return DAG.getMaskedHistogram(DAG.getVTList(MVT::Other), MemVT, DL, Ops,
1237812378
MMO, IndexType);
12379-
}
12379+
1238012380
EVT DataVT = Index.getValueType();
12381-
if (refineIndexType(Index, IndexType, DataVT, DAG)) {
12381+
if (refineIndexType(Index, IndexType, DataVT, DAG))
1238212382
return DAG.getMaskedHistogram(DAG.getVTList(MVT::Other), MemVT, DL, Ops,
1238312383
MMO, IndexType);
12384-
}
1238512384
return SDValue();
1238612385
}
1238712386

0 commit comments

Comments
 (0)