Skip to content

Commit 34cc9f8

Browse files
committed
Rewrite extension list using RVA23
1 parent 6f980c7 commit 34cc9f8

File tree

2 files changed

+13
-37
lines changed

2 files changed

+13
-37
lines changed

clang/test/Driver/riscv-cpus.c

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -112,7 +112,8 @@
112112
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+m" "-target-feature" "+a"
113113
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+f" "-target-feature" "+d"
114114
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+c" "-target-feature" "+v"
115-
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+h" "-target-feature" "+zicbom"
115+
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+h"
116+
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+zicbom"
116117
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+zicbop"
117118
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+zicboz"
118119
// MCPU-TT-ASCALON-D8-SAME: "-target-feature" "+zicntr"

llvm/lib/Target/RISCV/RISCVProcessors.td

Lines changed: 11 additions & 36 deletions
Original file line numberDiff line numberDiff line change
@@ -409,47 +409,22 @@ def SYNTACORE_SCR7 : RISCVProcessorModel<"syntacore-scr7",
409409

410410
def TENSTORRENT_ASCALON_D8 : RISCVProcessorModel<"tt-ascalon-d8",
411411
NoSchedModel,
412-
[Feature64Bit,
413-
FeatureStdExtI,
414-
FeatureStdExtZifencei,
415-
FeatureStdExtZicsr,
416-
FeatureStdExtZicntr,
417-
FeatureStdExtZihpm,
418-
FeatureStdExtZihintpause,
419-
FeatureStdExtM,
420-
FeatureStdExtA,
421-
FeatureStdExtF,
422-
FeatureStdExtD,
423-
FeatureStdExtC,
424-
FeatureStdExtV,
425-
FeatureStdExtZvl256b,
412+
!listconcat(RVA23S64Features,
413+
[FeatureStdExtSmaia,
414+
FeatureStdExtSsaia,
415+
FeatureStdExtSscofpmf,
416+
FeatureStdExtSsstrict,
417+
FeatureStdExtZfbfmin,
426418
FeatureStdExtZfh,
427-
FeatureStdExtZvfh,
428-
FeatureStdExtZba,
429-
FeatureStdExtZbb,
430-
FeatureStdExtZbs,
431-
FeatureStdExtZicbom,
432-
FeatureStdExtZicbop,
433-
FeatureStdExtZicboz,
434-
FeatureStdExtZimop,
435-
FeatureStdExtH,
436-
FeatureStdExtZihintntl,
437-
FeatureStdExtZfa,
438-
FeatureStdExtZkt,
439-
FeatureStdExtZcb,
440-
FeatureStdExtZvbb,
419+
FeatureStdExtZicsr,
441420
FeatureStdExtZvbc,
442-
FeatureStdExtZawrs,
443-
FeatureStdExtZvkng,
444-
FeatureStdExtZicond,
445-
FeatureStdExtSvnapot,
446-
FeatureStdExtSvpbmt,
447-
FeatureStdExtSvinval,
448-
FeatureStdExtZfbfmin,
449421
FeatureStdExtZvfbfmin,
450422
FeatureStdExtZvfbfwma,
423+
FeatureStdExtZvfh,
424+
FeatureStdExtZvkng,
425+
FeatureStdExtZvl256b,
451426
FeatureUnalignedScalarMem,
452-
FeatureUnalignedVectorMem],
427+
FeatureUnalignedVectorMem]),
453428
[TuneNoDefaultUnroll,
454429
TuneOptimizedZeroStrideLoad,
455430
FeaturePostRAScheduler]>;

0 commit comments

Comments
 (0)