We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b74a108 commit 362fddaCopy full SHA for 362fdda
mlir/include/mlir/Dialect/AMDGPU/IR/AMDGPU.td
@@ -680,7 +680,7 @@ Arguments<(ins AnyIntegerOrFloatOr1DVector:$src,
680
681
Supports arbitrary int/float/vector types, which will be repacked to i32 and
682
one or more `rocdl.permlane.*` ops during lowering.
683
- The following lane permutations are supported:
+ Supported lane permutations:
684
- Swap the data between odd and even rows of 16 lanes (`swap_16`)
685
- Swap the data between the first 32 lanes and the last 32 lanes (`swap_32`)
686
0 commit comments