Skip to content

Commit 3697bcb

Browse files
committed
Remove dead code
1 parent 6046c68 commit 3697bcb

File tree

1 file changed

+1
-16
lines changed

1 file changed

+1
-16
lines changed

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 1 addition & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -5277,23 +5277,8 @@ SDValue AMDGPUTargetLowering::performFNegCombine(SDNode *N,
52775277
}
52785278
case ISD::SELECT: {
52795279
// fneg (select c, a, b) -> select c, (fneg a), (fneg b)
5280-
// This combine became necessary recently to prevent a regression in
5281-
// fneg-modifier-casting.ll caused by this patch legalising v2i32 xor.
5282-
// Specifically, additional instructions were added to the final codegen.
5283-
// When adding this combine a case was added to performFNEGCombine to
5284-
// prevent this combine from being undone under certain conditions.
52855280
// TODO: Invert conditions of foldFreeOpFromSelect
5286-
SDValue Cond = N0.getOperand(0);
5287-
SDValue LHS = N0.getOperand(1);
5288-
SDValue RHS = N0.getOperand(2);
5289-
EVT VT = LHS.getValueType();
5290-
if (VT != MVT::i32)
5291-
return SDValue();
5292-
5293-
SDValue LFNeg = DAG.getNode(ISD::FNEG, SL, VT, LHS);
5294-
SDValue RFNeg = DAG.getNode(ISD::FNEG, SL, VT, RHS);
5295-
SDValue Op = DAG.getNode(Opc, SL, VT, Cond, LFNeg, RFNeg);
5296-
return Op;
5281+
return SDValue();
52975282
}
52985283
case ISD::BITCAST: {
52995284
SDLoc SL(N);

0 commit comments

Comments
 (0)