1818// Operand and SDNode transformation definitions.
1919//===----------------------------------------------------------------------===//
2020
21- def RVPGPRPairRV32 : RegisterOperand<GPRPair> {
22- let ParserMatchClass = GPRPairRV32Operand;
23- let EncoderMethod = "getRVPGPRPair";
24- let DecoderMethod = "decodeRVPGPRPair";
25- }
26-
2721def simm10 : RISCVSImmLeafOp<10>;
2822
2923//===----------------------------------------------------------------------===//
@@ -40,20 +34,6 @@ class RVPUnaryImm9<bits<7> funct7, string opcodestr>
4034 let Inst{24-15} = simm10;
4135}
4236
43- let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
44- class RVPUnaryImm9Rdp<bits<7> funct7, string opcodestr>
45- : RVInstIBase<0b010, OPC_OP_IMM_32, (outs RVPGPRPairRV32:$rdp),
46- (ins simm10:$simm10),
47- opcodestr, "$rdp, $simm10"> {
48- bits<10> simm10;
49- bits<4> rdp;
50-
51- let Inst{31-25} = funct7;
52- let Inst{24-15} = simm10;
53- let Inst{11-8} = rdp;
54- let Inst{7} = 0b0;
55- }
56-
5737let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
5838class RVPUnaryImm8<bits<8> funct8, string opcodestr>
5939 : RVInstIBase<0b010, OPC_OP_IMM_32, (outs GPR:$rd), (ins uimm8:$uimm8),
0 commit comments