Skip to content

Commit 5a2facf

Browse files
committed
Remove dead code
1 parent 6d42cf8 commit 5a2facf

File tree

1 file changed

+1
-16
lines changed

1 file changed

+1
-16
lines changed

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 1 addition & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -5282,23 +5282,8 @@ SDValue AMDGPUTargetLowering::performFNegCombine(SDNode *N,
52825282
}
52835283
case ISD::SELECT: {
52845284
// fneg (select c, a, b) -> select c, (fneg a), (fneg b)
5285-
// This combine became necessary recently to prevent a regression in
5286-
// fneg-modifier-casting.ll caused by this patch legalising v2i32 xor.
5287-
// Specifically, additional instructions were added to the final codegen.
5288-
// When adding this combine a case was added to performFNEGCombine to
5289-
// prevent this combine from being undone under certain conditions.
52905285
// TODO: Invert conditions of foldFreeOpFromSelect
5291-
SDValue Cond = N0.getOperand(0);
5292-
SDValue LHS = N0.getOperand(1);
5293-
SDValue RHS = N0.getOperand(2);
5294-
EVT VT = LHS.getValueType();
5295-
if (VT != MVT::i32)
5296-
return SDValue();
5297-
5298-
SDValue LFNeg = DAG.getNode(ISD::FNEG, SL, VT, LHS);
5299-
SDValue RFNeg = DAG.getNode(ISD::FNEG, SL, VT, RHS);
5300-
SDValue Op = DAG.getNode(Opc, SL, VT, Cond, LFNeg, RFNeg);
5301-
return Op;
5286+
return SDValue();
53025287
}
53035288
case ISD::BITCAST: {
53045289
SDLoc SL(N);

0 commit comments

Comments
 (0)