Skip to content

Commit 60892ed

Browse files
committed
fix formatting
1 parent 1da11ad commit 60892ed

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

llvm/lib/Target/PowerPC/PPCISelLowering.cpp

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -11307,15 +11307,15 @@ SDValue PPCTargetLowering::LowerINTRINSIC_WO_CHAIN(SDValue Op,
1130711307
SDValue CR6Reg = DAG.getRegister(PPC::CR6, MVT::i32);
1130811308
SDValue CRBit =
1130911309
SDValue(DAG.getMachineNode(TargetOpcode::EXTRACT_SUBREG, dl, MVT::i1,
11310-
CR6Reg, SubRegIdx, GlueOp), 0);
11310+
CR6Reg, SubRegIdx, GlueOp),
11311+
0);
1131111312
return DAG.getNode(SetOp, dl, MVT::i32, CRBit);
1131211313
}
1131311314

1131411315
// Now that we have the comparison, emit a copy from the CR to a GPR.
1131511316
// This is flagged to the above dot comparison.
11316-
SDValue Flags =
11317-
DAG.getNode(PPCISD::MFOCRF, dl, MVT::i32,
11318-
DAG.getRegister(PPC::CR6, MVT::i32), GlueOp);
11317+
SDValue Flags = DAG.getNode(PPCISD::MFOCRF, dl, MVT::i32,
11318+
DAG.getRegister(PPC::CR6, MVT::i32), GlueOp);
1131911319

1132011320
// Shift the bit into the low position.
1132111321
Flags = DAG.getNode(ISD::SRL, dl, MVT::i32, Flags,

0 commit comments

Comments
 (0)