Skip to content

Commit 61031d4

Browse files
committed
fixup! Address review comments
1 parent 3205636 commit 61031d4

File tree

1 file changed

+11
-4
lines changed

1 file changed

+11
-4
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoXCV.td

Lines changed: 11 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -71,12 +71,14 @@ let Predicates = [HasVendorXCVbitmanip, IsRV32] in {
7171
def CV_CNT : CVBitManipR<0b0100100, "cv.cnt">;
7272
}
7373

74-
let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
7574
class CVInstMac<bits<7> funct7, bits<3> funct3, string opcodestr>
7675
: RVInstR<funct7, funct3, OPC_CUSTOM_1,
7776
(outs GPR:$rd_wb), (ins GPR:$rd, GPR:$rs1, GPR:$rs2),
7877
opcodestr, "$rd, $rs1, $rs2"> {
7978
let Constraints = "$rd = $rd_wb";
79+
let hasSideEffects = 0;
80+
let mayLoad = 0;
81+
let mayStore = 0;
8082
let DecoderNamespace = "XCV";
8183
}
8284

@@ -88,10 +90,14 @@ class CVInstMacMulN<bits<2> funct2, bits<3> funct3, dag outs, dag ins,
8890

8991
let Inst{31-30} = funct2;
9092
let Inst{29-25} = imm5;
93+
94+
let hasSideEffects = 0;
95+
let mayLoad = 0;
96+
let mayStore = 0;
97+
9198
let DecoderNamespace = "XCV";
9299
}
93100

94-
let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
95101
class CVInstMacN<bits<2> funct2, bits<3> funct3, string opcodestr>
96102
: CVInstMacMulN<funct2, funct3, (outs GPR:$rd_wb),
97103
(ins GPR:$rd, GPR:$rs1, GPR:$rs2, uimm5:$imm5), opcodestr> {
@@ -101,7 +107,6 @@ class CVInstMacN<bits<2> funct2, bits<3> funct3, string opcodestr>
101107
class CVInstMulN<bits<2> funct2, bits<3> funct3, string opcodestr>
102108
: CVInstMacMulN<funct2, funct3, (outs GPR:$rd),
103109
(ins GPR:$rs1, GPR:$rs2, uimm5:$imm5), opcodestr>;
104-
} // hasSideEffects = 0, mayLoad = 0, mayStore = 0
105110

106111
let Predicates = [HasVendorXCVmac, IsRV32] in {
107112
// 32x32 bit macs
@@ -490,14 +495,16 @@ let Predicates = [HasVendorXCVsimd, IsRV32] in {
490495
def CV_SUB_DIV8 : CVSIMDRR<0b01110, 1, 0, 0b110, "cv.sub.div8">;
491496
}
492497

493-
let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
494498
class CVInstImmBranch<bits<3> funct3, dag outs, dag ins,
495499
string opcodestr, string argstr>
496500
: RVInstB<funct3, OPC_CUSTOM_0, outs, ins, opcodestr, argstr> {
497501
bits<5> imm5;
498502
let rs2 = imm5;
499503
let isBranch = 1;
500504
let isTerminator = 1;
505+
let hasSideEffects = 0;
506+
let mayLoad = 0;
507+
let mayStore = 0;
501508
let DecoderNamespace = "XCV";
502509
}
503510

0 commit comments

Comments
 (0)