Skip to content

Commit 6cd7df2

Browse files
committed
fixup! Update comments
1 parent 74138a9 commit 6cd7df2

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -21456,6 +21456,8 @@ unsigned RISCVTargetLowering::ComputeNumSignBitsForTargetNode(
2145621456
DAG.ComputeNumSignBits(Op.getOperand(0), DemandedElts, Depth + 1);
2145721457
// sraw produces at least 33 sign bits. If the input already has more than
2145821458
// 33 sign bits sraw, will preserve them.
21459+
// TODO: A more precise answer could be calculated depending on known bits
21460+
// in the shift amount.
2145921461
return std::max(Tmp, 33U);
2146021462
}
2146121463
case RISCVISD::SLLW:
@@ -21469,9 +21471,7 @@ unsigned RISCVTargetLowering::ComputeNumSignBitsForTargetNode(
2146921471
case RISCVISD::FCVT_WU_RV64:
2147021472
case RISCVISD::STRICT_FCVT_W_RV64:
2147121473
case RISCVISD::STRICT_FCVT_WU_RV64:
21472-
// TODO: As the result is sign-extended, this is conservatively correct. A
21473-
// more precise answer could be calculated for SRAW depending on known
21474-
// bits in the shift amount.
21474+
// TODO: As the result is sign-extended, this is conservatively correct.
2147521475
return 33;
2147621476
case RISCVISD::VMV_X_S: {
2147721477
// The number of sign bits of the scalar result is computed by obtaining the

0 commit comments

Comments
 (0)