Skip to content

Commit 70a9691

Browse files
committed
fixup! [RISCV][VLS] Support RISCV VLS calling convention
1 parent e84ce16 commit 70a9691

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

clang/lib/CodeGen/Targets/RISCV.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -714,7 +714,7 @@ ABIArgInfo RISCVABIInfo::classifyArgumentType(QualType Ty, bool IsFixed,
714714
}
715715

716716
// TODO: _BitInt is not handled yet in VLS calling convention since _BitInt
717-
// ABI is also not merged yet in RISCV:
717+
// ABI is also not merged yet in RISC-V:
718718
// https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/419
719719
if (const VectorType *VT = Ty->getAs<VectorType>();
720720
VT && !VT->getElementType()->isBitIntType()) {

0 commit comments

Comments
 (0)