We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0504c0d commit 72d14acCopy full SHA for 72d14ac
mlir/test/Target/SPIRV/subgroup-block-intel.mlir
@@ -1,8 +1,8 @@
1
-// RUN: mlir-translate --no-implicit-module --test-spirv-roundtrip --split-input-file %s | FileCheck %s
+// RUN: mlir-translate --no-implicit-module --test-spirv-roundtrip %s | FileCheck %s
2
3
// RUN: %if spirv-tools %{ rm -rf %t %}
4
// RUN: %if spirv-tools %{ mkdir %t %}
5
-// RUN: %if spirv-tools %{ mlir-translate --no-implicit-module --serialize-spirv --split-input-file --spirv-save-validation-files-with-prefix=%t/module %s %}
+// RUN: %if spirv-tools %{ mlir-translate --no-implicit-module --serialize-spirv --spirv-save-validation-files-with-prefix=%t/module %s %}
6
// RUN: %if spirv-tools %{ spirv-val %t %}
7
8
spirv.module Physical64 GLSL450 requires #spirv.vce<v1.3, [Addresses, Shader, Linkage, SubgroupBufferBlockIOINTEL],
0 commit comments