@@ -190,7 +190,7 @@ LogicalResult ConvertFloatToTF32Op::verify() {
190190}
191191
192192LogicalResult ConvertF32x2ToF6x2Op::verify () {
193- llvm::LLVMContext & ctx = getContext ();
193+ mlir::MLIRContext * ctx = getContext ();
194194
195195 if (!llvm::isa<mlir::Float6E2M3FNType, mlir::Float6E3M2FNType>(getDstTy ())) {
196196 return emitOpError (" Only " )
@@ -212,7 +212,7 @@ LogicalResult ConvertF32x2ToF8x2Op::verify() {
212212
213213 bool hasRelu = getRelu ();
214214
215- llvm::LLVMContext & ctx = getContext ();
215+ mlir::MLIRContext * ctx = getContext ();
216216
217217 return llvm::TypeSwitch<mlir::Type, LogicalResult>(getDstTy ())
218218 .Case <mlir::Float8E4M3FNType, mlir::Float8E5M2Type>(
@@ -244,7 +244,7 @@ LogicalResult ConvertF32x2ToF8x2Op::verify() {
244244 }
245245 return success ();
246246 })
247- .Default ([this ](mlir::Type) {
247+ .Default ([& ](mlir::Type) {
248248 return emitOpError (" Only " )
249249 << mlir::Float8E4M3FNType::get (ctx) << " , "
250250 << mlir::Float8E5M2Type::get (ctx) << " , and "
@@ -255,7 +255,7 @@ LogicalResult ConvertF32x2ToF8x2Op::verify() {
255255}
256256
257257LogicalResult ConvertF16x2ToF8x2Op::verify () {
258- llvm::LLVMContext & ctx = getContext ();
258+ mlir::MLIRContext * ctx = getContext ();
259259
260260 if (!llvm::isa<mlir::Float8E4M3FNType, mlir::Float8E5M2Type>(getDstTy ())) {
261261 return emitOpError (" Only " )
0 commit comments