Skip to content

Commit 82a2700

Browse files
committed
fixup! clang-format
1 parent 2b7b12f commit 82a2700

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7375,8 +7375,7 @@ SDValue RISCVTargetLowering::LowerOperation(SDValue Op,
73757375
SDNodeFlags Flags;
73767376
Flags.setExact(true);
73777377
SDValue VScale = DAG.getNode(ISD::SRL, DL, XLenVT, Res,
7378-
DAG.getConstant(3, DL, XLenVT),
7379-
Flags);
7378+
DAG.getConstant(3, DL, XLenVT), Flags);
73807379
Res = DAG.getNode(ISD::MUL, DL, XLenVT, VScale,
73817380
DAG.getConstant(Val, DL, XLenVT));
73827381
}

0 commit comments

Comments
 (0)