Skip to content

Commit 91a4367

Browse files
committed
Minimize testcase
Signed-off-by: John Lu <[email protected]>
1 parent 4e86066 commit 91a4367

File tree

1 file changed

+1
-111
lines changed

1 file changed

+1
-111
lines changed

llvm/test/CodeGen/AMDGPU/spilled_kill.mir

Lines changed: 1 addition & 111 deletions
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,7 @@
1111
#
1212
# $vgpr1 = SI_SPILL_S32_TO_VGPR $sgpr5, 1, killed $vgpr1(tied-def 0), implicit $sgpr4_sgpr5
1313
#
14-
# The SI_SPILL_S32_TO_VGPR will be converted in postrapesudos to:
14+
# The SI_SPILL_S32_TO_VGPR will be converted in postrapseudos to:
1515
#
1616
# $vgpr1 = V_WRITELANE_B32 undef $sgpr5, 1, killed $vgpr1(tied-def 0)
1717
#
@@ -21,122 +21,12 @@
2121
# GCN-LABEL: name: bitcast_v32i16_to_v64i8_scalar
2222
---
2323
name: bitcast_v32i16_to_v64i8_scalar
24-
alignment: 1
25-
exposesReturnsTwice: false
26-
legalized: false
27-
regBankSelected: false
28-
selected: false
29-
failedISel: false
3024
tracksRegLiveness: true
31-
hasWinCFI: false
32-
noPhis: true
33-
isSSA: false
34-
noVRegs: true
35-
hasFakeUses: false
36-
callsEHReturn: false
37-
callsUnwindInit: false
38-
hasEHContTarget: false
39-
hasEHScopes: false
40-
hasEHFunclets: false
41-
isOutlined: false
42-
debugInstrRef: false
43-
failsVerification: false
44-
tracksDebugUserValues: true
45-
registers: []
46-
liveins: []
47-
frameInfo:
48-
isFrameAddressTaken: false
49-
isReturnAddressTaken: false
50-
hasStackMap: false
51-
hasPatchPoint: false
52-
stackSize: 0
53-
offsetAdjustment: 0
54-
maxAlignment: 4
55-
adjustsStack: false
56-
hasCalls: false
57-
stackProtector: ''
58-
functionContext: ''
59-
maxCallFrameSize: 4294967295
60-
cvBytesOfCalleeSavedRegisters: 0
61-
hasOpaqueSPAdjustment: false
62-
hasVAStart: false
63-
hasMustTailInVarArgFunc: false
64-
hasTailCall: false
65-
isCalleeSavedInfoValid: false
66-
localFrameSize: 0
67-
fixedStack: []
68-
stack:
69-
- { id: 0, name: '', type: spill-slot, offset: 0, size: 4, alignment: 4,
70-
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
71-
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
72-
- { id: 1, name: '', type: spill-slot, offset: 0, size: 4, alignment: 4,
73-
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
74-
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
75-
- { id: 2, name: '', type: spill-slot, offset: 0, size: 4, alignment: 4,
76-
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
77-
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
78-
entry_values: []
79-
callSites: []
80-
debugValueSubstitutions: []
81-
constants: []
8225
machineFunctionInfo:
83-
explicitKernArgSize: 0
84-
maxKernArgAlign: 1
85-
ldsSize: 0
86-
gdsSize: 0
87-
dynLDSAlign: 1
88-
isEntryFunction: false
89-
isChainFunction: false
90-
noSignedZerosFPMath: false
91-
memoryBound: false
92-
waveLimiter: false
93-
hasSpilledSGPRs: true
94-
hasSpilledVGPRs: true
95-
numWaveDispatchSGPRs: 30
96-
numWaveDispatchVGPRs: 20
9726
scratchRSrcReg: '$sgpr0_sgpr1_sgpr2_sgpr3'
98-
frameOffsetReg: '$sgpr33'
9927
stackPtrOffsetReg: '$sgpr32'
100-
bytesInStackArgArea: 0
101-
returnsVoid: true
102-
argumentInfo:
103-
privateSegmentBuffer: { reg: '$sgpr0_sgpr1_sgpr2_sgpr3' }
104-
dispatchPtr: { reg: '$sgpr4_sgpr5' }
105-
queuePtr: { reg: '$sgpr6_sgpr7' }
106-
dispatchID: { reg: '$sgpr10_sgpr11' }
107-
workGroupIDX: { reg: '$sgpr12' }
108-
workGroupIDY: { reg: '$sgpr13' }
109-
workGroupIDZ: { reg: '$sgpr14' }
110-
LDSKernelId: { reg: '$sgpr15' }
111-
implicitArgPtr: { reg: '$sgpr8_sgpr9' }
112-
workItemIDX: { reg: '$vgpr31', mask: 1023 }
113-
workItemIDY: { reg: '$vgpr31', mask: 1047552 }
114-
workItemIDZ: { reg: '$vgpr31', mask: 1072693248 }
115-
psInputAddr: 0
116-
psInputEnable: 0
117-
maxMemoryClusterDWords: 8
118-
mode:
119-
ieee: true
120-
dx10-clamp: true
121-
fp32-input-denormals: true
122-
fp32-output-denormals: true
123-
fp64-fp16-input-denormals: true
124-
fp64-fp16-output-denormals: true
125-
highBitsOf32BitAddress: 0
126-
occupancy: 3
127-
spillPhysVGPRs:
128-
- '$vgpr63'
12928
wwmReservedRegs:
130-
- '$vgpr63'
13129
- '$vgpr62'
132-
vgprForAGPRCopy: ''
133-
sgprForEXECCopy: '$sgpr100_sgpr101'
134-
longBranchReservedReg: ''
135-
hasInitWholeWave: false
136-
dynamicVGPRBlockSize: 0
137-
scratchReservedForDynamicVGPRs: 0
138-
numKernargPreloadSGPRs: 0
139-
isWholeWaveFunction: false
14030
body: |
14131
bb.0:
14232
successors: %bb.3(0x40000000), %bb.1(0x40000000)

0 commit comments

Comments
 (0)