Skip to content

Commit b279f6b

Browse files
committed
[NVPTX,test] Change llc -march= to -mtriple=
Similar to 806761a -mtriple= specifies the full target triple while -march= merely sets the architecture part of the default target triple (e.g. Windows, macOS), leaving a target triple which may not make sense. Therefore, -march= is error-prone and not recommended for tests without a target triple. The issue has been benign as we recognize nvptx{,64}-apple-darwin as ELF instead of rejecting it outrightly.
1 parent f1987c7 commit b279f6b

File tree

256 files changed

+695
-695
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

256 files changed

+695
-695
lines changed

llvm/test/CodeGen/MIR/NVPTX/expected-floating-point-literal.mir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
# RUN: not llc -march=nvptx -mcpu=sm_20 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
1+
# RUN: not llc -mtriple=nvptx -mcpu=sm_20 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
22

33
--- |
44

llvm/test/CodeGen/MIR/NVPTX/floating-point-immediate-operands.mir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
# RUN: llc -march=nvptx -mcpu=sm_20 -run-pass none -o - %s | FileCheck %s
1+
# RUN: llc -mtriple=nvptx -mcpu=sm_20 -run-pass none -o - %s | FileCheck %s
22
# This test ensures that the MIR parser parses floating point constant operands
33
# correctly.
44

llvm/test/CodeGen/MIR/NVPTX/floating-point-invalid-type-error.mir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
# RUN: not llc -march=nvptx -mcpu=sm_20 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
1+
# RUN: not llc -mtriple=nvptx -mcpu=sm_20 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
22

33
--- |
44

llvm/test/CodeGen/NVPTX/APIntLoadStore.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
1-
; RUN: llc -march=nvptx < %s > %t
2-
; RUN: llc -march=nvptx64 < %s > %t
1+
; RUN: llc -mtriple=nvptx < %s > %t
2+
; RUN: llc -mtriple=nvptx64 < %s > %t
33

44
@i1_l = external global i1 ; <ptr> [#uses=1]
55
@i1_s = external global i1 ; <ptr> [#uses=1]

llvm/test/CodeGen/NVPTX/APIntParam.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
1-
; RUN: llc -march=nvptx < %s > %t
2-
; RUN: llc -march=nvptx64 < %s > %t
1+
; RUN: llc -mtriple=nvptx < %s > %t
2+
; RUN: llc -mtriple=nvptx64 < %s > %t
33

44
@i1_s = external global i1 ; <ptr> [#uses=1]
55
@i2_s = external global i2 ; <ptr> [#uses=1]

llvm/test/CodeGen/NVPTX/APIntSextParam.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
1-
; RUN: llc -march=nvptx < %s > %t
2-
; RUN: llc -march=nvptx64 < %s > %t
1+
; RUN: llc -mtriple=nvptx < %s > %t
2+
; RUN: llc -mtriple=nvptx64 < %s > %t
33

44
@i1_s = external global i1 ; <ptr> [#uses=1]
55
@i2_s = external global i2 ; <ptr> [#uses=1]

llvm/test/CodeGen/NVPTX/APIntZextParam.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
1-
; RUN: llc -march=nvptx < %s > %t
2-
; RUN: llc -march=nvptx64 < %s > %t
1+
; RUN: llc -mtriple=nvptx < %s > %t
2+
; RUN: llc -mtriple=nvptx64 < %s > %t
33

44
@i1_s = external global i1 ; <ptr> [#uses=1]
55
@i2_s = external global i2 ; <ptr> [#uses=1]

llvm/test/CodeGen/NVPTX/access-non-generic.ll

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1,9 +1,9 @@
1-
; RUN: llc < %s -march=nvptx -mcpu=sm_20 | FileCheck %s --check-prefix PTX
2-
; RUN: llc < %s -march=nvptx64 -mcpu=sm_20 | FileCheck %s --check-prefix PTX
1+
; RUN: llc < %s -mtriple=nvptx -mcpu=sm_20 | FileCheck %s --check-prefix PTX
2+
; RUN: llc < %s -mtriple=nvptx64 -mcpu=sm_20 | FileCheck %s --check-prefix PTX
33
; RUN: opt -mtriple=nvptx-- < %s -S -passes=infer-address-spaces | FileCheck %s --check-prefix IR
44
; RUN: opt -mtriple=nvptx64-- < %s -S -passes=infer-address-spaces | FileCheck %s --check-prefix IR
5-
; RUN: %if ptxas && !ptxas-12.0 %{ llc < %s -march=nvptx -mcpu=sm_20 | %ptxas-verify %}
6-
; RUN: %if ptxas %{ llc < %s -march=nvptx64 -mcpu=sm_20 | %ptxas-verify %}
5+
; RUN: %if ptxas && !ptxas-12.0 %{ llc < %s -mtriple=nvptx -mcpu=sm_20 | %ptxas-verify %}
6+
; RUN: %if ptxas %{ llc < %s -mtriple=nvptx64 -mcpu=sm_20 | %ptxas-verify %}
77

88
@array = internal addrspace(3) global [10 x float] zeroinitializer, align 4
99
@scalar = internal addrspace(3) global float 0.000000e+00, align 4

llvm/test/CodeGen/NVPTX/activemask.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
1-
; RUN: llc < %s -march=nvptx64 -O2 -mcpu=sm_52 -mattr=+ptx62 | FileCheck %s
2-
; RUN: %if ptxas %{ llc < %s -march=nvptx64 -mcpu=sm_52 -mattr=+ptx62 | %ptxas-verify %}
1+
; RUN: llc < %s -mtriple=nvptx64 -O2 -mcpu=sm_52 -mattr=+ptx62 | FileCheck %s
2+
; RUN: %if ptxas %{ llc < %s -mtriple=nvptx64 -mcpu=sm_52 -mattr=+ptx62 | %ptxas-verify %}
33

44
declare i32 @llvm.nvvm.activemask()
55

llvm/test/CodeGen/NVPTX/add-sub-128bit.ll

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
1-
; RUN: llc < %s -march=nvptx64 -mcpu=sm_20 | FileCheck %s --check-prefixes=COMMON,NOCARRY
2-
; RUN: llc < %s -march=nvptx64 -mcpu=sm_20 -mattr=+ptx43 | FileCheck %s --check-prefixes=COMMON,CARRY
3-
; RUN: %if ptxas %{ llc < %s -march=nvptx64 -mcpu=sm_20 | %ptxas-verify %}
1+
; RUN: llc < %s -mtriple=nvptx64 -mcpu=sm_20 | FileCheck %s --check-prefixes=COMMON,NOCARRY
2+
; RUN: llc < %s -mtriple=nvptx64 -mcpu=sm_20 -mattr=+ptx43 | FileCheck %s --check-prefixes=COMMON,CARRY
3+
; RUN: %if ptxas %{ llc < %s -mtriple=nvptx64 -mcpu=sm_20 | %ptxas-verify %}
44

55
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v16:16:16-v32:32:32-v64:64:64-v128:128:128-n16:32:64"
66

0 commit comments

Comments
 (0)