Skip to content

Commit e5b5324

Browse files
committed
clang-format
1 parent 1c6e7dc commit e5b5324

File tree

1 file changed

+8
-6
lines changed

1 file changed

+8
-6
lines changed

llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp

Lines changed: 8 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -28965,9 +28965,10 @@ SDValue DAGCombiner::SimplifySelectCC(const SDLoc &DL, SDValue N0, SDValue N1,
2896528965
((N1C->isAllOnes() && CC == ISD::SETGT) ||
2896628966
(N1C->isZero() && CC == ISD::SETLT)) &&
2896728967
!TLI.shouldAvoidTransformToShift(VT, CmpOpVT.getScalarSizeInBits() - 1)) {
28968-
SDValue ASHR = DAG.getNode(
28969-
ISD::SRA, DL, CmpOpVT, N0,
28970-
DAG.getShiftAmountConstant(CmpOpVT.getScalarSizeInBits() - 1, CmpOpVT, DL));
28968+
SDValue ASHR =
28969+
DAG.getNode(ISD::SRA, DL, CmpOpVT, N0,
28970+
DAG.getShiftAmountConstant(
28971+
CmpOpVT.getScalarSizeInBits() - 1, CmpOpVT, DL));
2897128972
return DAG.getNode(ISD::XOR, DL, VT, DAG.getSExtOrTrunc(ASHR, DL, VT),
2897228973
DAG.getSExtOrTrunc(CC == ISD::SETLT ? N3 : N2, DL, VT));
2897328974
}
@@ -28978,9 +28979,10 @@ SDValue DAGCombiner::SimplifySelectCC(const SDLoc &DL, SDValue N0, SDValue N1,
2897828979
N2C->isOne() && N3C->isAllOnes() &&
2897928980
!TLI.shouldAvoidTransformToShift(CmpOpVT,
2898028981
CmpOpVT.getScalarSizeInBits() - 1)) {
28981-
SDValue ASHR = DAG.getNode(
28982-
ISD::SRA, DL, CmpOpVT, N0,
28983-
DAG.getShiftAmountConstant(CmpOpVT.getScalarSizeInBits() - 1, CmpOpVT, DL));
28982+
SDValue ASHR =
28983+
DAG.getNode(ISD::SRA, DL, CmpOpVT, N0,
28984+
DAG.getShiftAmountConstant(
28985+
CmpOpVT.getScalarSizeInBits() - 1, CmpOpVT, DL));
2898428986
return DAG.getNode(ISD::OR, DL, VT, DAG.getSExtOrTrunc(ASHR, DL, VT),
2898528987
DAG.getConstant(1, DL, VT));
2898628988
}

0 commit comments

Comments
 (0)