@@ -8,7 +8,7 @@ define void @mop4a_za32_s8(<vscale x 16 x i8> %zn, <vscale x 16 x i8> %zm) #0 {
88; CHECK-LABEL: mop4a_za32_s8:
99; CHECK: // %bb.0:
1010; CHECK-NEXT: mov z24.d, z1.d
11- ; CHECK-NEXT: smop4a za1 .s, z0.b, z24.b
11+ ; CHECK-NEXT: smop4a za0 .s, z0.b, z24.b
1212; CHECK-NEXT: ret
1313 call void @llvm.aarch64.sme.smop4a.wide.1x1.nxv16i8 (i32 0 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
1414 ret void
@@ -18,7 +18,7 @@ define void @mop4s_za32_s8(<vscale x 16 x i8> %zn, <vscale x 16 x i8> %zm) #0 {
1818; CHECK-LABEL: mop4s_za32_s8:
1919; CHECK: // %bb.0:
2020; CHECK-NEXT: mov z24.d, z1.d
21- ; CHECK-NEXT: smop4s za1 .s, z0.b, z24.b
21+ ; CHECK-NEXT: smop4s za0 .s, z0.b, z24.b
2222; CHECK-NEXT: ret
2323 call void @llvm.aarch64.sme.smop4s.wide.1x1.nxv16i8 (i32 0 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
2424 ret void
@@ -28,7 +28,7 @@ define void @mop4a_za32_u8(<vscale x 16 x i8> %zn, <vscale x 16 x i8> %zm) #0 {
2828; CHECK-LABEL: mop4a_za32_u8:
2929; CHECK: // %bb.0:
3030; CHECK-NEXT: mov z24.d, z1.d
31- ; CHECK-NEXT: umop4a za1 .s, z0.b, z24.b
31+ ; CHECK-NEXT: umop4a za0 .s, z0.b, z24.b
3232; CHECK-NEXT: ret
3333 call void @llvm.aarch64.sme.umop4a.wide.1x1.nxv16i8 (i32 0 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
3434 ret void
@@ -38,7 +38,7 @@ define void @mop4s_za32_u8(<vscale x 16 x i8> %zn, <vscale x 16 x i8> %zm) #0 {
3838; CHECK-LABEL: mop4s_za32_u8:
3939; CHECK: // %bb.0:
4040; CHECK-NEXT: mov z24.d, z1.d
41- ; CHECK-NEXT: umop4s za1 .s, z0.b, z24.b
41+ ; CHECK-NEXT: umop4s za0 .s, z0.b, z24.b
4242; CHECK-NEXT: ret
4343 call void @llvm.aarch64.sme.umop4s.wide.1x1.nxv16i8 (i32 0 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
4444 ret void
@@ -48,7 +48,7 @@ define void @mop4a_za32_s8_u8(<vscale x 16 x i8> %zn, <vscale x 16 x i8> %zm) #0
4848; CHECK-LABEL: mop4a_za32_s8_u8:
4949; CHECK: // %bb.0:
5050; CHECK-NEXT: mov z24.d, z1.d
51- ; CHECK-NEXT: sumop4a za1 .s, z0.b, z24.b
51+ ; CHECK-NEXT: sumop4a za0 .s, z0.b, z24.b
5252; CHECK-NEXT: ret
5353 call void @llvm.aarch64.sme.sumop4a.wide.1x1.nxv16i8 (i32 0 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
5454 ret void
@@ -58,7 +58,7 @@ define void @mop4s_za32_s8_u8(<vscale x 16 x i8> %zn, <vscale x 16 x i8> %zm) #0
5858; CHECK-LABEL: mop4s_za32_s8_u8:
5959; CHECK: // %bb.0:
6060; CHECK-NEXT: mov z24.d, z1.d
61- ; CHECK-NEXT: sumop4s za1 .s, z0.b, z24.b
61+ ; CHECK-NEXT: sumop4s za0 .s, z0.b, z24.b
6262; CHECK-NEXT: ret
6363 call void @llvm.aarch64.sme.sumop4s.wide.1x1.nxv16i8 (i32 0 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
6464 ret void
@@ -68,7 +68,7 @@ define void @mop4a_za32_u8_s8(<vscale x 16 x i8> %zn, <vscale x 16 x i8> %zm) #0
6868; CHECK-LABEL: mop4a_za32_u8_s8:
6969; CHECK: // %bb.0:
7070; CHECK-NEXT: mov z24.d, z1.d
71- ; CHECK-NEXT: usmop4a za1 .s, z0.b, z24.b
71+ ; CHECK-NEXT: usmop4a za0 .s, z0.b, z24.b
7272; CHECK-NEXT: ret
7373 call void @llvm.aarch64.sme.usmop4a.wide.1x1.nxv16i8 (i32 0 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
7474 ret void
@@ -78,7 +78,7 @@ define void @mop4s_za32_u8_s8(<vscale x 16 x i8> %zn, <vscale x 16 x i8> %zm) #0
7878; CHECK-LABEL: mop4s_za32_u8_s8:
7979; CHECK: // %bb.0:
8080; CHECK-NEXT: mov z24.d, z1.d
81- ; CHECK-NEXT: usmop4s za1 .s, z0.b, z24.b
81+ ; CHECK-NEXT: usmop4s za0 .s, z0.b, z24.b
8282; CHECK-NEXT: ret
8383 call void @llvm.aarch64.sme.usmop4s.wide.1x1.nxv16i8 (i32 0 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
8484 ret void
@@ -88,7 +88,7 @@ define void @mop4a_za32_s16(<vscale x 8 x i16> %zn, <vscale x 8 x i16> %zm) #0 {
8888; CHECK-LABEL: mop4a_za32_s16:
8989; CHECK: // %bb.0:
9090; CHECK-NEXT: mov z24.d, z1.d
91- ; CHECK-NEXT: smop4a za1 .s, z0.h, z24.h
91+ ; CHECK-NEXT: smop4a za0 .s, z0.h, z24.h
9292; CHECK-NEXT: ret
9393 call void @llvm.aarch64.sme.smop4a.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
9494 ret void
@@ -98,7 +98,7 @@ define void @mop4s_za32_s16(<vscale x 8 x i16> %zn, <vscale x 8 x i16> %zm) #0 {
9898; CHECK-LABEL: mop4s_za32_s16:
9999; CHECK: // %bb.0:
100100; CHECK-NEXT: mov z24.d, z1.d
101- ; CHECK-NEXT: smop4s za1 .s, z0.h, z24.h
101+ ; CHECK-NEXT: smop4s za0 .s, z0.h, z24.h
102102; CHECK-NEXT: ret
103103 call void @llvm.aarch64.sme.smop4s.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
104104 ret void
@@ -108,7 +108,7 @@ define void @mop4a_za32_u16(<vscale x 8 x i16> %zn, <vscale x 8 x i16> %zm) #0 {
108108; CHECK-LABEL: mop4a_za32_u16:
109109; CHECK: // %bb.0:
110110; CHECK-NEXT: mov z24.d, z1.d
111- ; CHECK-NEXT: umop4a za1 .s, z0.h, z24.h
111+ ; CHECK-NEXT: umop4a za0 .s, z0.h, z24.h
112112; CHECK-NEXT: ret
113113 call void @llvm.aarch64.sme.umop4a.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
114114 ret void
@@ -118,7 +118,7 @@ define void @mop4s_za32_u16(<vscale x 8 x i16> %zn, <vscale x 8 x i16> %zm) #0 {
118118; CHECK-LABEL: mop4s_za32_u16:
119119; CHECK: // %bb.0:
120120; CHECK-NEXT: mov z24.d, z1.d
121- ; CHECK-NEXT: umop4s za1 .s, z0.h, z24.h
121+ ; CHECK-NEXT: umop4s za0 .s, z0.h, z24.h
122122; CHECK-NEXT: ret
123123 call void @llvm.aarch64.sme.umop4s.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
124124 ret void
@@ -128,7 +128,7 @@ define void @mop4a_za32_f16(<vscale x 8 x half> %zn, <vscale x 8 x half> %zm) #0
128128; CHECK-LABEL: mop4a_za32_f16:
129129; CHECK: // %bb.0:
130130; CHECK-NEXT: mov z24.d, z1.d
131- ; CHECK-NEXT: fmop4a za1 .s, z0.h, z24.h
131+ ; CHECK-NEXT: fmop4a za0 .s, z0.h, z24.h
132132; CHECK-NEXT: ret
133133 call void @llvm.aarch64.sme.mop4a.wide.1x1.nxv8f16 (i32 0 , <vscale x 8 x half > %zn , <vscale x 8 x half > %zm )
134134 ret void
@@ -138,7 +138,7 @@ define void @mop4s_za32_f16(<vscale x 8 x half> %zn, <vscale x 8 x half> %zm) #0
138138; CHECK-LABEL: mop4s_za32_f16:
139139; CHECK: // %bb.0:
140140; CHECK-NEXT: mov z24.d, z1.d
141- ; CHECK-NEXT: fmop4s za1 .s, z0.h, z24.h
141+ ; CHECK-NEXT: fmop4s za0 .s, z0.h, z24.h
142142; CHECK-NEXT: ret
143143 call void @llvm.aarch64.sme.mop4s.wide.1x1.nxv8f16 (i32 0 , <vscale x 8 x half > %zn , <vscale x 8 x half > %zm )
144144 ret void
@@ -148,7 +148,7 @@ define void @mop4a_za32_bf16(<vscale x 8 x bfloat> %zn, <vscale x 8 x bfloat> %z
148148; CHECK-LABEL: mop4a_za32_bf16:
149149; CHECK: // %bb.0:
150150; CHECK-NEXT: mov z24.d, z1.d
151- ; CHECK-NEXT: bfmop4a za1 .s, z0.h, z24.h
151+ ; CHECK-NEXT: bfmop4a za0 .s, z0.h, z24.h
152152; CHECK-NEXT: ret
153153 call void @llvm.aarch64.sme.mop4a.wide.1x1.nxv8bf16 (i32 0 , <vscale x 8 x bfloat> %zn , <vscale x 8 x bfloat> %zm )
154154 ret void
@@ -158,7 +158,7 @@ define void @mop4s_za32_bf16(<vscale x 8 x bfloat> %zn, <vscale x 8 x bfloat> %z
158158; CHECK-LABEL: mop4s_za32_bf16:
159159; CHECK: // %bb.0:
160160; CHECK-NEXT: mov z24.d, z1.d
161- ; CHECK-NEXT: bfmop4s za1 .s, z0.h, z24.h
161+ ; CHECK-NEXT: bfmop4s za0 .s, z0.h, z24.h
162162; CHECK-NEXT: ret
163163 call void @llvm.aarch64.sme.mop4s.wide.1x1.nxv8bf16 (i32 0 , <vscale x 8 x bfloat> %zn , <vscale x 8 x bfloat> %zm )
164164 ret void
@@ -168,47 +168,47 @@ define void @mop4a_za64_s16(<vscale x 8 x i16> %zn, <vscale x 8 x i16> %zm) #0 {
168168; CHECK-LABEL: mop4a_za64_s16:
169169; CHECK: // %bb.0:
170170; CHECK-NEXT: mov z24.d, z1.d
171- ; CHECK-NEXT: smop4a za1.s , z0.h, z24.h
171+ ; CHECK-NEXT: smop4a za0.d , z0.h, z24.h
172172; CHECK-NEXT: ret
173- call void @llvm.aarch64.sme.smop4a.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
173+ call void @llvm.aarch64.sme.smop4a.za64. wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
174174 ret void
175175}
176176
177177define void @mop4s_za64_s16 (<vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm ) #0 {
178178; CHECK-LABEL: mop4s_za64_s16:
179179; CHECK: // %bb.0:
180180; CHECK-NEXT: mov z24.d, z1.d
181- ; CHECK-NEXT: smop4s za1.s , z0.h, z24.h
181+ ; CHECK-NEXT: smop4s za0.d , z0.h, z24.h
182182; CHECK-NEXT: ret
183- call void @llvm.aarch64.sme.smop4s.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
183+ call void @llvm.aarch64.sme.smop4s.za64. wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
184184 ret void
185185}
186186
187187define void @mop4a_za64_u16 (<vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm ) #0 {
188188; CHECK-LABEL: mop4a_za64_u16:
189189; CHECK: // %bb.0:
190190; CHECK-NEXT: mov z24.d, z1.d
191- ; CHECK-NEXT: umop4a za1.s , z0.h, z24.h
191+ ; CHECK-NEXT: umop4a za0.d , z0.h, z24.h
192192; CHECK-NEXT: ret
193- call void @llvm.aarch64.sme.umop4a.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
193+ call void @llvm.aarch64.sme.umop4a.za64. wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
194194 ret void
195195}
196196
197197define void @mop4s_za64_u16 (<vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm ) #0 {
198198; CHECK-LABEL: mop4s_za64_u16:
199199; CHECK: // %bb.0:
200200; CHECK-NEXT: mov z24.d, z1.d
201- ; CHECK-NEXT: umop4s za1.s , z0.h, z24.h
201+ ; CHECK-NEXT: umop4s za0.d , z0.h, z24.h
202202; CHECK-NEXT: ret
203- call void @llvm.aarch64.sme.umop4s.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
203+ call void @llvm.aarch64.sme.umop4s.za64. wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
204204 ret void
205205}
206206
207207define void @mop4a_za64_s16_u16 (<vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm ) #0 {
208208; CHECK-LABEL: mop4a_za64_s16_u16:
209209; CHECK: // %bb.0:
210210; CHECK-NEXT: mov z24.d, z1.d
211- ; CHECK-NEXT: sumop4a za1 .d, z0.h, z24.h
211+ ; CHECK-NEXT: sumop4a za0 .d, z0.h, z24.h
212212; CHECK-NEXT: ret
213213 call void @llvm.aarch64.sme.sumop4a.za64.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
214214 ret void
@@ -218,7 +218,7 @@ define void @mop4s_za64_s16_u16(<vscale x 8 x i16> %zn, <vscale x 8 x i16> %zm)
218218; CHECK-LABEL: mop4s_za64_s16_u16:
219219; CHECK: // %bb.0:
220220; CHECK-NEXT: mov z24.d, z1.d
221- ; CHECK-NEXT: sumop4s za1 .d, z0.h, z24.h
221+ ; CHECK-NEXT: sumop4s za0 .d, z0.h, z24.h
222222; CHECK-NEXT: ret
223223 call void @llvm.aarch64.sme.sumop4s.za64.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
224224 ret void
@@ -228,7 +228,7 @@ define void @mop4a_za64_u16_s16(<vscale x 8 x i16> %zn, <vscale x 8 x i16> %zm)
228228; CHECK-LABEL: mop4a_za64_u16_s16:
229229; CHECK: // %bb.0:
230230; CHECK-NEXT: mov z24.d, z1.d
231- ; CHECK-NEXT: usmop4a za1 .d, z0.h, z24.h
231+ ; CHECK-NEXT: usmop4a za0 .d, z0.h, z24.h
232232; CHECK-NEXT: ret
233233 call void @llvm.aarch64.sme.usmop4a.za64.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
234234 ret void
@@ -238,7 +238,7 @@ define void @mop4s_za64_u16_s16(<vscale x 8 x i16> %zn, <vscale x 8 x i16> %zm)
238238; CHECK-LABEL: mop4s_za64_u16_s16:
239239; CHECK: // %bb.0:
240240; CHECK-NEXT: mov z24.d, z1.d
241- ; CHECK-NEXT: usmop4s za1 .d, z0.h, z24.h
241+ ; CHECK-NEXT: usmop4s za0 .d, z0.h, z24.h
242242; CHECK-NEXT: ret
243243 call void @llvm.aarch64.sme.usmop4s.za64.wide.1x1.nxv8i16 (i32 0 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
244244 ret void
@@ -249,7 +249,7 @@ define void @mop4a_za16_f16(<vscale x 8 x half> %zn, <vscale x 8 x half> %zm) #0
249249; CHECK-LABEL: mop4a_za16_f16:
250250; CHECK: // %bb.0:
251251; CHECK-NEXT: mov z24.d, z1.d
252- ; CHECK-NEXT: fmop4a za1 .h, z0.h, z24.h
252+ ; CHECK-NEXT: fmop4a za0 .h, z0.h, z24.h
253253; CHECK-NEXT: ret
254254 call void @llvm.aarch64.sme.mop4a.1x1.nxv8f16 (i32 0 , <vscale x 8 x half > %zn , <vscale x 8 x half > %zm )
255255 ret void
@@ -259,7 +259,7 @@ define void @mop4s_za16_f16(<vscale x 8 x half> %zn, <vscale x 8 x half> %zm) #0
259259; CHECK-LABEL: mop4s_za16_f16:
260260; CHECK: // %bb.0:
261261; CHECK-NEXT: mov z24.d, z1.d
262- ; CHECK-NEXT: fmop4s za1 .h, z0.h, z24.h
262+ ; CHECK-NEXT: fmop4s za0 .h, z0.h, z24.h
263263; CHECK-NEXT: ret
264264 call void @llvm.aarch64.sme.mop4s.1x1.nxv8f16 (i32 0 , <vscale x 8 x half > %zn , <vscale x 8 x half > %zm )
265265 ret void
@@ -269,7 +269,7 @@ define void @mop4a_za32_f32(<vscale x 4 x float> %zn, <vscale x 4 x float> %zm)
269269; CHECK-LABEL: mop4a_za32_f32:
270270; CHECK: // %bb.0:
271271; CHECK-NEXT: mov z24.d, z1.d
272- ; CHECK-NEXT: fmop4a za1 .s, z0.s, z24.s
272+ ; CHECK-NEXT: fmop4a za0 .s, z0.s, z24.s
273273; CHECK-NEXT: ret
274274 call void @llvm.aarch64.sme.mop4a.1x1.nxv4f32 (i32 0 , <vscale x 4 x float > %zn , <vscale x 4 x float > %zm )
275275 ret void
@@ -279,7 +279,7 @@ define void @mop4s_za32_f32(<vscale x 4 x float> %zn, <vscale x 4 x float> %zm)
279279; CHECK-LABEL: mop4s_za32_f32:
280280; CHECK: // %bb.0:
281281; CHECK-NEXT: mov z24.d, z1.d
282- ; CHECK-NEXT: fmop4s za1 .s, z0.s, z24.s
282+ ; CHECK-NEXT: fmop4s za0 .s, z0.s, z24.s
283283; CHECK-NEXT: ret
284284 call void @llvm.aarch64.sme.mop4s.1x1.nxv4f32 (i32 0 , <vscale x 4 x float > %zn , <vscale x 4 x float > %zm )
285285 ret void
@@ -289,7 +289,7 @@ define void @mop4a_za64_f64(<vscale x 2 x double> %zn, <vscale x 2 x double> %zm
289289; CHECK-LABEL: mop4a_za64_f64:
290290; CHECK: // %bb.0:
291291; CHECK-NEXT: mov z24.d, z1.d
292- ; CHECK-NEXT: fmop4a za1 .d, z0.d, z24.d
292+ ; CHECK-NEXT: fmop4a za0 .d, z0.d, z24.d
293293; CHECK-NEXT: ret
294294 call void @llvm.aarch64.sme.mop4a.1x1.nxv2f64 (i32 0 , <vscale x 2 x double > %zn , <vscale x 2 x double > %zm )
295295 ret void
@@ -299,7 +299,7 @@ define void @mop4s_za64_f64(<vscale x 2 x double> %zn, <vscale x 2 x double> %zm
299299; CHECK-LABEL: mop4s_za64_f64:
300300; CHECK: // %bb.0:
301301; CHECK-NEXT: mov z24.d, z1.d
302- ; CHECK-NEXT: fmop4s za1 .d, z0.d, z24.d
302+ ; CHECK-NEXT: fmop4s za0 .d, z0.d, z24.d
303303; CHECK-NEXT: ret
304304 call void @llvm.aarch64.sme.mop4s.1x1.nxv2f64 (i32 0 , <vscale x 2 x double > %zn , <vscale x 2 x double > %zm )
305305 ret void
@@ -309,7 +309,7 @@ define void @mop4a_za16_bf16(<vscale x 8 x bfloat> %zn, <vscale x 8 x bfloat> %z
309309; CHECK-LABEL: mop4a_za16_bf16:
310310; CHECK: // %bb.0:
311311; CHECK-NEXT: mov z24.d, z1.d
312- ; CHECK-NEXT: bfmop4a za1 .h, z0.h, z24.h
312+ ; CHECK-NEXT: bfmop4a za0 .h, z0.h, z24.h
313313; CHECK-NEXT: ret
314314 call void @llvm.aarch64.sme.mop4a.1x1.nxv8bf16 (i32 0 , <vscale x 8 x bfloat> %zn , <vscale x 8 x bfloat> %zm )
315315 ret void
@@ -319,60 +319,60 @@ define void @mop4s_za16_bf16(<vscale x 8 x bfloat> %zn, <vscale x 8 x bfloat> %z
319319; CHECK-LABEL: mop4s_za16_bf16:
320320; CHECK: // %bb.0:
321321; CHECK-NEXT: mov z24.d, z1.d
322- ; CHECK-NEXT: bfmop4s za1 .h, z0.h, z24.h
322+ ; CHECK-NEXT: bfmop4s za0 .h, z0.h, z24.h
323323; CHECK-NEXT: ret
324324 call void @llvm.aarch64.sme.mop4s.1x1.nxv8bf16 (i32 0 , <vscale x 8 x bfloat> %zn , <vscale x 8 x bfloat> %zm )
325325 ret void
326326}
327327
328328; Tile limits
329329define void @mop4s_za32_s8_limit (<vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm ) #0 {
330- ; CHECK-LABEL: mop4s_za32_s8 :
330+ ; CHECK-LABEL: mop4s_za32_s8_limit :
331331; CHECK: // %bb.0:
332332; CHECK-NEXT: mov z24.d, z1.d
333- ; CHECK-NEXT: smop4s za1 .s, z0.b, z24.b
333+ ; CHECK-NEXT: smop4s za3 .s, z0.b, z24.b
334334; CHECK-NEXT: ret
335335 call void @llvm.aarch64.sme.smop4s.wide.1x1.nxv16i8 (i32 3 , <vscale x 16 x i8 > %zn , <vscale x 16 x i8 > %zm )
336336 ret void
337337}
338338
339339define void @mop4s_za32_s16_limit (<vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm ) #0 {
340- ; CHECK-LABEL: mop4s_za32_s16 :
340+ ; CHECK-LABEL: mop4s_za32_s16_limit :
341341; CHECK: // %bb.0:
342342; CHECK-NEXT: mov z24.d, z1.d
343- ; CHECK-NEXT: smop4s za1 .s, z0.h, z24.h
343+ ; CHECK-NEXT: smop4s za3 .s, z0.h, z24.h
344344; CHECK-NEXT: ret
345345 call void @llvm.aarch64.sme.smop4s.wide.1x1.nxv8i16 (i32 3 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
346346 ret void
347347}
348348
349349define void @mop4s_za32_f16_limit (<vscale x 8 x half > %zn , <vscale x 8 x half > %zm ) #0 {
350- ; CHECK-LABEL: mop4s_za32_f16 :
350+ ; CHECK-LABEL: mop4s_za32_f16_limit :
351351; CHECK: // %bb.0:
352352; CHECK-NEXT: mov z24.d, z1.d
353- ; CHECK-NEXT: fmop4s za1 .s, z0.h, z24.h
353+ ; CHECK-NEXT: fmop4s za3 .s, z0.h, z24.h
354354; CHECK-NEXT: ret
355355 call void @llvm.aarch64.sme.mop4s.wide.1x1.nxv8f16 (i32 3 , <vscale x 8 x half > %zn , <vscale x 8 x half > %zm )
356356 ret void
357357}
358358
359359define void @mop4s_za32_bf16_limit (<vscale x 8 x bfloat> %zn , <vscale x 8 x bfloat> %zm ) #0 {
360- ; CHECK-LABEL: mop4s_za32_bf16 :
360+ ; CHECK-LABEL: mop4s_za32_bf16_limit :
361361; CHECK: // %bb.0:
362362; CHECK-NEXT: mov z24.d, z1.d
363- ; CHECK-NEXT: bfmop4s za1 .s, z0.h, z24.h
363+ ; CHECK-NEXT: bfmop4s za3 .s, z0.h, z24.h
364364; CHECK-NEXT: ret
365365 call void @llvm.aarch64.sme.mop4s.wide.1x1.nxv8bf16 (i32 3 , <vscale x 8 x bfloat> %zn , <vscale x 8 x bfloat> %zm )
366366 ret void
367367}
368368
369369define void @mop4s_za64_s16_limit (<vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm ) #0 {
370- ; CHECK-LABEL: mop4s_za64_s16 :
370+ ; CHECK-LABEL: mop4s_za64_s16_limit :
371371; CHECK: // %bb.0:
372372; CHECK-NEXT: mov z24.d, z1.d
373- ; CHECK-NEXT: smop4s za1.s , z0.h, z24.h
373+ ; CHECK-NEXT: smop4s za7.d , z0.h, z24.h
374374; CHECK-NEXT: ret
375- call void @llvm.aarch64.sme.smop4s.wide.1x1.nxv8i16 (i32 7 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
375+ call void @llvm.aarch64.sme.smop4s.za64. wide.1x1.nxv8i16 (i32 7 , <vscale x 8 x i16 > %zn , <vscale x 8 x i16 > %zm )
376376 ret void
377377}
378378
@@ -407,7 +407,7 @@ define void @mop4s_za16_f16_limit(<vscale x 8 x half> %zn, <vscale x 8 x half> %
407407}
408408
409409define void @mop4s_za16_bf16_limit (<vscale x 8 x bfloat> %zn , <vscale x 8 x bfloat> %zm ) #0 {
410- ; CHECK-LABEL: mop4s_za16_bf16 :
410+ ; CHECK-LABEL: mop4s_za16_bf16_limit :
411411; CHECK: // %bb.0:
412412; CHECK-NEXT: mov z24.d, z1.d
413413; CHECK-NEXT: bfmop4s za1.h, z0.h, z24.h
0 commit comments