Skip to content

Commit fa18fca

Browse files
committed
[RISCV] Handle VSEXT_VL/VZEXT_VL
1 parent 174e59e commit fa18fca

File tree

6 files changed

+529
-512
lines changed

6 files changed

+529
-512
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -17359,14 +17359,13 @@ static SDValue combineSHL(SDNode *N, TargetLowering::DAGCombinerInfo &DCI,
1735917359
unsigned Opcode;
1736017360
switch (LHS.getOpcode()) {
1736117361
case ISD::SIGN_EXTEND:
17362+
case RISCVISD::VSEXT_VL:
1736217363
Opcode = RISCVISD::VWMULSU_VL;
1736317364
break;
1736417365
case ISD::ZERO_EXTEND:
17366+
case RISCVISD::VZEXT_VL:
1736517367
Opcode = RISCVISD::VWMULU_VL;
1736617368
break;
17367-
// TODO:
17368-
// case RISCVISD::VSEXT_VL:
17369-
// case RISCVISD::VZEXT_VL:
1737017369
default:
1737117370
return SDValue();
1737217371
}

0 commit comments

Comments
 (0)