[RISCV] Only allow 5 bit shift amounts in disassembler for RV32.#115432

topperc merged 2 commits intollvm:mainllvm/llvm-project:mainfrom

topperc:pr/shift-amounttopperc/llvm-project:pr/shift-amountCopy head branch name to clipboard