Skip to content

[RISCV] Mark vmvNr.v as implicitly using vtype #118414

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Dec 4, 2024
Merged

[RISCV] Mark vmvNr.v as implicitly using vtype #118414

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
fbd53bc
[RISCV] Mark vmvNr.v as implicitly using vtype
lukel97 Dec 2, 2024
5f94bda
Update tests
lukel97 Dec 3, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion llvm/lib/Target/RISCV/RISCVInstrInfoV.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1726,7 +1726,7 @@ foreach n = [1, 2, 4, 8] in {
def VMV#n#R_V : RVInstV<0b100111, !add(n, -1), OPIVI, (outs vrc:$vd),
(ins vrc:$vs2), "vmv" # n # "r.v", "$vd, $vs2">,
VMVRSched<n> {
let Uses = [];
let Uses = [VTYPE];
let vm = 1;
}
}
Expand Down
4 changes: 2 additions & 2 deletions llvm/test/MachineVerifier/RISCV/subreg-liveness.mir
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,8 +19,8 @@ body: |
; CHECK: liveins: $v0, $v8, $v9, $v10, $v11
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: renamable $v16m2 = PseudoVMV_V_I_M2 undef renamable $v16m2, 0, -1, 3 /* e8 */, 0 /* tu, mu */, implicit $vl, implicit $vtype
; CHECK-NEXT: $v20m2 = VMV2R_V $v14m2, implicit $v12_v13_v14_v15_v16
; CHECK-NEXT: $v20m2 = VMV2R_V $v14m2, implicit $v12_v13_v14_v15_v16, implicit $vtype
renamable $v16m2 = PseudoVMV_V_I_M2 undef renamable $v16m2, 0, -1, 3 /* e8 */, 0 /* tu, mu */, implicit $vl, implicit $vtype
$v20m2 = VMV2R_V $v14m2, implicit $v12_v13_v14_v15_v16
$v20m2 = VMV2R_V $v14m2, implicit $v12_v13_v14_v15_v16, implicit $vtype

...
6 changes: 3 additions & 3 deletions llvm/test/tools/llvm-mca/RISCV/SiFiveP400/vmv.s
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -293,12 +293,12 @@ vfmv.f.s f7, v16

# CHECK: Iterations: 1
# CHECK-NEXT: Instructions: 280
# CHECK-NEXT: Total Cycles: 523
# CHECK-NEXT: Total Cycles: 524
# CHECK-NEXT: Total uOps: 280

# CHECK: Dispatch Width: 3
# CHECK-NEXT: uOps Per Cycle: 0.54
# CHECK-NEXT: IPC: 0.54
# CHECK-NEXT: uOps Per Cycle: 0.53
# CHECK-NEXT: IPC: 0.53
# CHECK-NEXT: Block RThroughput: 512.0

# CHECK: Instruction Info:
Expand Down
6 changes: 3 additions & 3 deletions llvm/test/tools/llvm-mca/RISCV/SiFiveP600/vmv.s
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -260,12 +260,12 @@ vmv8r.v v8, v16

# CHECK: Iterations: 1
# CHECK-NEXT: Instructions: 256
# CHECK-NEXT: Total Cycles: 237
# CHECK-NEXT: Total Cycles: 255
# CHECK-NEXT: Total uOps: 256

# CHECK: Dispatch Width: 4
# CHECK-NEXT: uOps Per Cycle: 1.08
# CHECK-NEXT: IPC: 1.08
# CHECK-NEXT: uOps Per Cycle: 1.00
# CHECK-NEXT: IPC: 1.00
# CHECK-NEXT: Block RThroughput: 240.0

# CHECK: Instruction Info:
Expand Down
Loading