Skip to content

[RISCV] Move Size and CopyCost overrides for vector register to the VReg class. NFC #131222

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
topperc merged 1 commit into from
Mar 14, 2025
Merged

[RISCV] Move Size and CopyCost overrides for vector register to the VReg class. NFC #131222

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions llvm/lib/Target/RISCV/RISCVRegisterInfo.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -225,9 +225,6 @@ class RISCVRegisterClass<list<ValueType> regTypes, int align, dag regList>
int VLMul = 1;
int NF = 1;

let Size = !if(IsVRegClass, !mul(VLMul, NF, 64), 0);
let CopyCost = !if(IsVRegClass, !mul(VLMul, NF), 1);

let TSFlags{0} = IsVRegClass;
let TSFlags{3-1} = !logtwo(VLMul);
let TSFlags{6-4} = !sub(NF, 1);
Expand Down Expand Up @@ -719,6 +716,9 @@ class VReg<list<ValueType> regTypes, dag regList, int Vlmul>
regList> {
let IsVRegClass = 1;
let VLMul = Vlmul;

let Size = !mul(VLMul, NF, 64);
let CopyCost = !mul(VLMul, NF);
}

defvar VMaskVTs = [vbool1_t, vbool2_t, vbool4_t, vbool8_t, vbool16_t,
Expand Down
Loading