[RISC-V] extra andi instruction when loading a bool atomically #131476#133406

janagor wants to merge 5 commits intollvm:mainllvm/llvm-project:mainfrom

janagor:zext-load-riscvjanagor/llvm-project:zext-load-riscvCopy head branch name to clipboard