Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 1 addition & 3 deletions llvm/lib/Target/ARM/ARMFixCortexA57AES1742098Pass.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -70,9 +70,7 @@ namespace {
class ARMFixCortexA57AES1742098 : public MachineFunctionPass {
public:
static char ID;
explicit ARMFixCortexA57AES1742098() : MachineFunctionPass(ID) {
initializeARMFixCortexA57AES1742098Pass(*PassRegistry::getPassRegistry());
}
explicit ARMFixCortexA57AES1742098() : MachineFunctionPass(ID) {}

bool runOnMachineFunction(MachineFunction &F) override;

Expand Down
11 changes: 4 additions & 7 deletions llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -34,9 +34,7 @@ class AVRExpandPseudo : public MachineFunctionPass {
public:
static char ID;

AVRExpandPseudo() : MachineFunctionPass(ID) {
initializeAVRExpandPseudoPass(*PassRegistry::getPassRegistry());
}
AVRExpandPseudo() : MachineFunctionPass(ID) {}

bool runOnMachineFunction(MachineFunction &MF) override;

Expand Down Expand Up @@ -2643,8 +2641,7 @@ bool AVRExpandPseudo::expandMI(Block &MBB, BlockIt MBBI) {

INITIALIZE_PASS(AVRExpandPseudo, "avr-expand-pseudo", AVR_EXPAND_PSEUDO_NAME,
false, false)
namespace llvm {

FunctionPass *createAVRExpandPseudoPass() { return new AVRExpandPseudo(); }

} // end of namespace llvm
FunctionPass *llvm::createAVRExpandPseudoPass() {
return new AVRExpandPseudo();
}
1 change: 1 addition & 0 deletions llvm/lib/Target/Lanai/Lanai.h
Original file line number Diff line number Diff line change
Expand Up @@ -38,6 +38,7 @@ FunctionPass *createLanaiMemAluCombinerPass();
FunctionPass *createLanaiSetflagAluCombinerPass();

void initializeLanaiDAGToDAGISelLegacyPass(PassRegistry &);
void initializeLanaiMemAluCombinerPass(PassRegistry &);

} // namespace llvm

Expand Down
9 changes: 2 additions & 7 deletions llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -22,6 +22,7 @@
// in the same machine basic block into one machine instruction.
//===----------------------------------------------------------------------===//

#include "Lanai.h"
#include "LanaiAluCode.h"
#include "LanaiTargetMachine.h"
#include "llvm/ADT/Statistic.h"
Expand All @@ -44,20 +45,14 @@ static llvm::cl::opt<bool> DisableMemAluCombiner(
llvm::cl::desc("Do not combine ALU and memory operators"),
llvm::cl::Hidden);

namespace llvm {
void initializeLanaiMemAluCombinerPass(PassRegistry &);
} // namespace llvm

namespace {
typedef MachineBasicBlock::iterator MbbIterator;
typedef MachineFunction::iterator MfIterator;

class LanaiMemAluCombiner : public MachineFunctionPass {
public:
static char ID;
explicit LanaiMemAluCombiner() : MachineFunctionPass(ID) {
initializeLanaiMemAluCombinerPass(*PassRegistry::getPassRegistry());
}
explicit LanaiMemAluCombiner() : MachineFunctionPass(ID) {}

StringRef getPassName() const override {
return "Lanai load / store optimization pass";
Expand Down
5 changes: 1 addition & 4 deletions llvm/lib/Target/Lanai/LanaiTargetMachine.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -26,16 +26,13 @@

using namespace llvm;

namespace llvm {
void initializeLanaiMemAluCombinerPass(PassRegistry &);
} // namespace llvm

extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeLanaiTarget() {
// Register the target.
RegisterTargetMachine<LanaiTargetMachine> registered_target(
getTheLanaiTarget());
PassRegistry &PR = *PassRegistry::getPassRegistry();
initializeLanaiDAGToDAGISelLegacyPass(PR);
initializeLanaiMemAluCombinerPass(PR);
}

static std::string computeDataLayout() {
Expand Down
5 changes: 1 addition & 4 deletions llvm/lib/Target/X86/X86LowerAMXIntrinsics.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -631,10 +631,7 @@ class X86LowerAMXIntrinsicsLegacyPass : public FunctionPass {
public:
static char ID;

X86LowerAMXIntrinsicsLegacyPass() : FunctionPass(ID) {
initializeX86LowerAMXIntrinsicsLegacyPassPass(
*PassRegistry::getPassRegistry());
}
X86LowerAMXIntrinsicsLegacyPass() : FunctionPass(ID) {}

bool runOnFunction(Function &F) override {
if (!X86ScalarizeAMX)
Expand Down
4 changes: 1 addition & 3 deletions llvm/lib/Target/XCore/XCoreLowerThreadLocal.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -41,9 +41,7 @@ namespace {
struct XCoreLowerThreadLocal : public ModulePass {
static char ID;

XCoreLowerThreadLocal() : ModulePass(ID) {
initializeXCoreLowerThreadLocalPass(*PassRegistry::getPassRegistry());
}
XCoreLowerThreadLocal() : ModulePass(ID) {}

bool lowerGlobal(GlobalVariable *GV);

Expand Down
1 change: 1 addition & 0 deletions llvm/lib/Target/XCore/XCoreTargetMachine.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -106,6 +106,7 @@ extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeXCoreTarget() {
RegisterTargetMachine<XCoreTargetMachine> X(getTheXCoreTarget());
PassRegistry &PR = *PassRegistry::getPassRegistry();
initializeXCoreDAGToDAGISelLegacyPass(PR);
initializeXCoreLowerThreadLocalPass(PR);
}

TargetTransformInfo
Expand Down