Skip to content
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
75 changes: 42 additions & 33 deletions llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -1610,62 +1610,71 @@ PPCRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,
// Get the instruction opcode.
unsigned OpC = MI.getOpcode();

if ((OpC == PPC::DYNAREAOFFSET || OpC == PPC::DYNAREAOFFSET8)) {
switch (OpC) {
Copy link
Contributor

@diggerlin diggerlin May 20, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

there is no default for the switch , is there a compile warning or error for it ?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

No, default handling is after the switch. Can add:

default: break;

default:
break;
case PPC::DYNAREAOFFSET:
case PPC::DYNAREAOFFSET8:
lowerDynamicAreaOffset(II);
// lowerDynamicAreaOffset erases II
return true;
case PPC::DYNALLOC:
case PPC::DYNALLOC8: {
// Special case for dynamic alloca.
if (FPSI && FrameIndex == FPSI) {
lowerDynamicAlloc(II); // lowerDynamicAlloc erases II
return true;
}
break;
}

// Special case for dynamic alloca.
if (FPSI && FrameIndex == FPSI &&
(OpC == PPC::DYNALLOC || OpC == PPC::DYNALLOC8)) {
lowerDynamicAlloc(II);
// lowerDynamicAlloc erases II
return true;
}

if (FPSI && FrameIndex == FPSI &&
(OpC == PPC::PREPARE_PROBED_ALLOCA_64 ||
OpC == PPC::PREPARE_PROBED_ALLOCA_32 ||
OpC == PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_64 ||
OpC == PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_32)) {
lowerPrepareProbedAlloca(II);
// lowerPrepareProbedAlloca erases II
return true;
case PPC::PREPARE_PROBED_ALLOCA_64:
case PPC::PREPARE_PROBED_ALLOCA_32:
case PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_64:
case PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_32: {
if (FPSI && FrameIndex == FPSI) {
lowerPrepareProbedAlloca(II); // lowerPrepareProbedAlloca erases II
return true;
}
break;
}

// Special case for pseudo-ops SPILL_CR and RESTORE_CR, etc.
if (OpC == PPC::SPILL_CR) {
case PPC::SPILL_CR:
// Special case for pseudo-ops SPILL_CR and RESTORE_CR, etc.
lowerCRSpilling(II, FrameIndex);
return true;
} else if (OpC == PPC::RESTORE_CR) {
case PPC::RESTORE_CR:
lowerCRRestore(II, FrameIndex);
return true;
} else if (OpC == PPC::SPILL_CRBIT) {
case PPC::SPILL_CRBIT:
lowerCRBitSpilling(II, FrameIndex);
return true;
} else if (OpC == PPC::RESTORE_CRBIT) {
case PPC::RESTORE_CRBIT:
lowerCRBitRestore(II, FrameIndex);
return true;
} else if (OpC == PPC::SPILL_ACC || OpC == PPC::SPILL_UACC) {
case PPC::SPILL_ACC:
case PPC::SPILL_UACC:
lowerACCSpilling(II, FrameIndex);
return true;
} else if (OpC == PPC::RESTORE_ACC || OpC == PPC::RESTORE_UACC) {
case PPC::RESTORE_ACC:
case PPC::RESTORE_UACC:
lowerACCRestore(II, FrameIndex);
return true;
} else if (OpC == PPC::STXVP && DisableAutoPairedVecSt) {
lowerOctWordSpilling(II, FrameIndex);
return true;
} else if (OpC == PPC::SPILL_WACC) {
case PPC::STXVP: {
if (DisableAutoPairedVecSt) {
lowerOctWordSpilling(II, FrameIndex);
return true;
}
break;
}
case PPC::SPILL_WACC:
lowerWACCSpilling(II, FrameIndex);
return true;
} else if (OpC == PPC::RESTORE_WACC) {
case PPC::RESTORE_WACC:
lowerWACCRestore(II, FrameIndex);
return true;
} else if (OpC == PPC::SPILL_QUADWORD) {
case PPC::SPILL_QUADWORD:
lowerQuadwordSpilling(II, FrameIndex);
return true;
} else if (OpC == PPC::RESTORE_QUADWORD) {
case PPC::RESTORE_QUADWORD:
lowerQuadwordRestore(II, FrameIndex);
return true;
}
Expand Down
Loading