Skip to content

[RISCV][Scheduler] Split UnsupportedSchedZfa by other fp extensions #140186

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
el-ev merged 1 commit into from
May 16, 2025
Merged

[RISCV][Scheduler] Split UnsupportedSchedZfa by other fp extensions #140186

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
25 changes: 19 additions & 6 deletions llvm/lib/Target/RISCV/RISCVSchedule.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -454,18 +454,31 @@ def : ReadAdvance<ReadFRoundF128, 0>;
}
}

multiclass UnsupportedSchedZfa : UnsupportedSchedZfaWithQ {
multiclass UnsupportedSchedZfaWithD : UnsupportedSchedZfaWithQ {
let Unsupported = true in {
def : WriteRes<WriteFRoundF16, []>;
def : WriteRes<WriteFRoundF32, []>;
def : WriteRes<WriteFRoundF64, []>;
def : WriteRes<WriteFLI16, []>;
def : WriteRes<WriteFLI32, []>;
def : WriteRes<WriteFLI64, []>;

def : ReadAdvance<ReadFRoundF32, 0>;
def : ReadAdvance<ReadFRoundF64, 0>;
}
}

multiclass UnsupportedSchedZfaWithZfh {
let Unsupported = true in {
def : WriteRes<WriteFRoundF16, []>;
def : WriteRes<WriteFLI16, []>;

def : ReadAdvance<ReadFRoundF16, 0>;
}
}

multiclass UnsupportedSchedZfa : UnsupportedSchedZfaWithD,
UnsupportedSchedZfaWithZfh {
let Unsupported = true in {
def : WriteRes<WriteFRoundF32, []>;
def : WriteRes<WriteFLI32, []>;

def : ReadAdvance<ReadFRoundF32, 0>;
} // Unsupported = true
}

Expand Down