[RISCV] Add SEXT_INREG patterns for Xqcibm ext instruction#140192

svs-quic merged 1 commit intollvm:mainllvm/llvm-project:mainfrom

svs-quic:xqcibm_extsvs-quic/llvm-project:xqcibm_extCopy head branch name to clipboard