Skip to content

[mlir][rocdl] Add more gfx12 wait intrinsics #149984

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Jul 22, 2025
Merged

[mlir][rocdl] Add more gfx12 wait intrinsics #149984

Show file tree
Hide file tree
Changes from 1 commit
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
83c40b5
[mlir][rocdl] Add more gfx12 wait intrinsics
Hardcode84 Jul 22, 2025
501bd7a
ops printing/parsing test
Hardcode84 Jul 22, 2025
e30cec1
add descriptions
Hardcode84 Jul 22, 2025
5a2dd70
text
Hardcode84 Jul 22, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
24 changes: 21 additions & 3 deletions mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -284,10 +284,28 @@ def ROCDL_BarrierWaitOp : ROCDL_ConcreteNonMemIntrOp<"s.barrier.wait", [], 0, [0
let assemblyFormat = "$id attr-dict";
}

def ROCDL_WaitDscntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.dscnt", [], 0, [0], ["id"]>,
Arguments<(ins I16Attr:$id)> {
def ROCDL_WaitDscntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.dscnt", [], 0, [0], ["count"]>,
Arguments<(ins I16Attr:$count)> {
let results = (outs);
let assemblyFormat = "$id attr-dict";
let assemblyFormat = "$count attr-dict";
}

def ROCDL_WaitLoadcntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.loadcnt", [], 0, [0], ["count"]>,
Arguments<(ins I16Attr:$count)> {
let results = (outs);
let assemblyFormat = "$count attr-dict";
}

def ROCDL_WaitStorecntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.storecnt", [], 0, [0], ["count"]>,
Arguments<(ins I16Attr:$count)> {
let results = (outs);
let assemblyFormat = "$count attr-dict";
}

def ROCDL_WaitExpcntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.expcnt", [], 0, [0], ["count"]>,
Arguments<(ins I16Attr:$count)> {
let results = (outs);
let assemblyFormat = "$count attr-dict";
}

def ROCDL_SetPrioOp : ROCDL_ConcreteNonMemIntrOp<"s.setprio", [], 0, [0], ["priority"]>,
Expand Down
21 changes: 21 additions & 0 deletions mlir/test/Target/LLVMIR/rocdl.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -196,6 +196,27 @@ llvm.func @rocdl.s.wait.dscnt() {
llvm.return
}

llvm.func @rocdl.s.wait.loadcnt() {
// CHECK-LABEL: rocdl.s.wait.loadcnt
// CHECK-NEXT: call void @llvm.amdgcn.s.wait.loadcnt(i16 0)
rocdl.s.wait.loadcnt 0
llvm.return
}

llvm.func @rocdl.s.wait.storecnt() {
// CHECK-LABEL: rocdl.s.wait.storecnt
// CHECK-NEXT: call void @llvm.amdgcn.s.wait.storecnt(i16 0)
rocdl.s.wait.storecnt 0
llvm.return
}

llvm.func @rocdl.s.wait.expcnt() {
// CHECK-LABEL: rocdl.s.wait.expcnt
// CHECK-NEXT: call void @llvm.amdgcn.s.wait.expcnt(i16 0)
rocdl.s.wait.expcnt 0
llvm.return
}

llvm.func @rocdl.setprio() {
// CHECK: call void @llvm.amdgcn.s.setprio(i16 0)
rocdl.s.setprio 0
Expand Down
Loading