Skip to content

[RegAlloc] Remove default restriction on non-trivial rematerialization #159211

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Oct 4, 2025
Merged

[RegAlloc] Remove default restriction on non-trivial rematerialization #159211

Show file tree
Hide file tree
Changes from 1 commit
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
6c47182
[RegAlloc] Allow rematerialization with virtual reg uses
lukel97 Sep 16, 2025
19afda0
Fix SystemZ test
lukel97 Oct 1, 2025
0f685ca
Merge branch 'main' into regalloc/allow-virtreg-remat
lukel97 Oct 4, 2025
b58e22f
Update ARM tests after merge
lukel97 Oct 4, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 0 additions & 6 deletions llvm/lib/CodeGen/TargetInstrInfo.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1657,12 +1657,6 @@ bool TargetInstrInfo::isReMaterializableImpl(
// same virtual register, though.
if (MO.isDef() && Reg != DefReg)
return false;

// Don't allow any virtual-register uses. Rematting an instruction with
// virtual register uses would length the live ranges of the uses, which
// is not necessarily a good idea, certainly not "trivial".
if (MO.isUse())
return false;
}

// Everything checked out.
Expand Down
Loading
Loading