Skip to content

[PowerPC] Implement 32byte indexed paired ld and st instruction #160767

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

[PowerPC] Implement 32byte indexed paired ld and st instruction #160767

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 8 additions & 0 deletions llvm/lib/Target/PowerPC/PPCInstrFuture.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -310,6 +310,10 @@ let Predicates = [HasVSX, IsISAFuture] in {
def LXVPRLL : XForm_XTp5_RAB5<31, 621, (outs vsrprc:$XTp),
(ins (memr $RA):$addr, g8rc:$RB),
"lxvprll $XTp, $addr, $RB", IIC_LdStLFD, []>;
def LXVPB32X
: XForm_XTp5_RAB5<31, 877, (outs vsrprc:$XTp),
(ins (memr $RA):$addr, g8rc:$RB),
"lxvpb32x $XTp, $addr, $RB", IIC_LdStLFD, []>;
}

let mayStore = 1 in {
Expand All @@ -326,6 +330,10 @@ let Predicates = [HasVSX, IsISAFuture] in {
: XForm_XTp5_RAB5<31, 749, (outs),
(ins vsrprc:$XTp, (memr $RA):$addr, g8rc:$RB),
"stxvprll $XTp, $addr, $RB", IIC_LdStLFD, []>;
def STXVPB32X
: XForm_XTp5_RAB5<31, 1005, (outs),
(ins vsrprc:$XTp, (memr $RA):$addr, g8rc:$RB),
"stxvpb32x $XTp, $addr, $RB", IIC_LdStLFD, []>;
}

def VUPKHSNTOB : VXForm_VRTB5<387, 0, (outs vrrc:$VRT), (ins vrrc:$VRB),
Expand Down
6 changes: 6 additions & 0 deletions llvm/test/MC/Disassembler/PowerPC/ppc-encoding-ISAFuture.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -70,12 +70,18 @@
#CHECK: lxvprll 6, 2, 1
0x7c 0xc2 0x0c 0xda

#CHECK: lxvpb32x 2, 15, 16
0x7c,0x4f,0x86,0xda

#CHECK: stxvprl 0, 1, 2
0x7c 0x01 0x15 0x9a

#CHECK: stxvprll 6, 0, 1
0x7c 0xc0 0x0d 0xda

#CHECK: stxvpb32x 2, 15, 16
0x7c,0x4f,0x87,0xda

#CHECK: dmxvi8gerx4 1, 2, 4
0xec,0x82,0x20,0x58

Expand Down
6 changes: 6 additions & 0 deletions llvm/test/MC/Disassembler/PowerPC/ppc64le-encoding-ISAFuture.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -64,12 +64,18 @@
#CHECK: lxvprll 6, 2, 1
0xda 0x0c 0xc2 0x7c

#CHECK: lxvpb32x 2, 15, 16
0xda,0x86,0x4f,0x7c

#CHECK: stxvprl 0, 1, 2
0x9a 0x15 0x01 0x7c

#CHECK: stxvprll 6, 0, 1
0xda 0x0d 0xc0 0x7c

#CHECK: stxvpb32x 2, 15, 16
0xda,0x87,0x4f,0x7c

#CHECK: dmxvi8gerx4 1, 2, 4
0x58,0x20,0x82,0xec

Expand Down
8 changes: 8 additions & 0 deletions llvm/test/MC/PowerPC/ppc-encoding-ISAFuture.s
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -89,6 +89,10 @@
# CHECK-LE: lxvprll 6, 2, 1 # encoding: [0xda,0x0c,0xc2,0x7c]
lxvprll 6, 2, 1

lxvpb32x 2, 15, 16
#CHECK-BE: lxvpb32x 2, 15, 16 # encoding: [0x7c,0x4f,0x86,0xda]
#CHECK-LE: lxvpb32x 2, 15, 16 # encoding: [0xda,0x86,0x4f,0x7c]

# CHECK-BE: stxvprl 0, 1, 2 # encoding: [0x7c,0x01,0x15,0x9a]
# CHECK-LE: stxvprl 0, 1, 2 # encoding: [0x9a,0x15,0x01,0x7c]
stxvprl 0, 1, 2
Expand All @@ -97,6 +101,10 @@
# CHECK-LE: stxvprll 6, 0, 1 # encoding: [0xda,0x0d,0xc0,0x7c]
stxvprll 6, 0, 1

stxvpb32x 2, 15, 16
#CHECK-BE: stxvpb32x 2, 15, 16 # encoding: [0x7c,0x4f,0x87,0xda]
#CHECK-LE: stxvpb32x 2, 15, 16 # encoding: [0xda,0x87,0x4f,0x7c]

dmxvi8gerx4 1, 2, 4
# CHECK-BE: dmxvi8gerx4 1, 2, 4 # encoding: [0xec,0x82,0x20,0x58]
# CHECK-LE: dmxvi8gerx4 1, 2, 4 # encoding: [0x58,0x20,0x82,0xec]
Expand Down