Skip to content

[multitop] Port more tests to multitop #28629

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 12 commits into
base: master
Choose a base branch
from
+300 −244
Open

[multitop] Port more tests to multitop #28629

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
12 commits
Select commit Hold shift + click to select a range
4faebab
[tests] Port alert_handler_ping_timeout_test to multitop
Razer6 Nov 1, 2025
a6cc7db
[tests] Port aon_timer_wdog_lc_escalate_test to multitop
Razer6 Nov 1, 2025
29a71e2
[tests] Port crt_test to multitop
Razer6 Nov 1, 2025
2cc3236
[tests] Port csrng_edn_concurrency_test to multitop
Razer6 Nov 1, 2025
b07f079
[tests] Port edn_auto_mode to multitop
Razer6 Nov 1, 2025
45ca5b2
[tests] Port edn_boot_mode to multitop
Razer6 Nov 1, 2025
3a03078
[tests] Port edn_sw_mode to multitop
Razer6 Nov 1, 2025
8b1111c
[tests] Port edn_kat to multitop
Razer6 Nov 1, 2025
08b8ad1
[tests] Enable coverate_test for Darjeeling
Razer6 Nov 1, 2025
3815af9
[tests] Enable pmp_smoketest_napot for Darjeeling
Razer6 Nov 1, 2025
9c779e9
[tests] Enable pmp_smoketest_tor for Darjeeling
Razer6 Nov 1, 2025
09f3c69
[tests] More tests
Razer6 Nov 2, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
65 changes: 43 additions & 22 deletions sw/device/tests/BUILD
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -353,12 +353,13 @@ opentitan_test(
exec_env = dicts.add(
EARLGREY_TEST_ENVS,
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
DARJEELING_TEST_ENVS,
),
fpga = fpga_params(timeout = "moderate"),
verilator = verilator_params(timeout = "long"),
deps = [
"//hw/top:alert_handler_c_regs",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/base:math",
"//sw/device/lib/base:mmio",
"//sw/device/lib/dif:alert_handler",
Expand Down Expand Up @@ -695,10 +696,11 @@ opentitan_test(
exec_env = dicts.add(
EARLGREY_TEST_ENVS,
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
DARJEELING_TEST_ENVS,
),
verilator = verilator_params(timeout = "long"),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/base:math",
"//sw/device/lib/base:mmio",
"//sw/device/lib/dif:alert_handler",
Expand Down Expand Up @@ -1123,10 +1125,11 @@ opentitan_test(
{
"//hw/top_earlgrey:silicon_creator": None,
},
DARJEELING_TEST_ENVS,
),
verilator = verilator_params(timeout = "long"),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/arch:device",
"//sw/device/lib/runtime:hart",
"//sw/device/lib/runtime:log",
Expand All @@ -1144,9 +1147,10 @@ opentitan_test(
{
"//hw/top_earlgrey:silicon_creator": None,
},
DARJEELING_TEST_ENVS,
),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/arch:device",
"//sw/device/lib/base:macros",
"//sw/device/lib/base:stdasm",
Expand All @@ -1173,6 +1177,7 @@ opentitan_test(
"//hw/top_earlgrey:silicon_creator": None,
"//hw/top_earlgrey:silicon_owner_sival_rom_ext": "silicon_owner",
},
DARJEELING_TEST_ENVS,
),
silicon_owner = silicon_params(
tags = ["broken"],
Expand All @@ -1185,7 +1190,7 @@ opentitan_test(
),
deps = [
":otbn_randomness_impl",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/base:memory",
"//sw/device/lib/base:mmio",
"//sw/device/lib/dif:aes",
Expand Down Expand Up @@ -1262,6 +1267,7 @@ opentitan_test(
{
"//hw/top_earlgrey:silicon_creator": None,
},
DARJEELING_TEST_ENVS,
),
verilator = verilator_params(
timeout = "eternal",
Expand All @@ -1271,8 +1277,8 @@ opentitan_test(
),
deps = [
"//hw/ip/aes:model",
"//hw/top:dt",
"//hw/top:edn_c_regs",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//sw/device/lib/base:mmio",
"//sw/device/lib/crypto/drivers:otbn",
"//sw/device/lib/dif:aes",
Expand Down Expand Up @@ -1302,13 +1308,14 @@ opentitan_test(
{
"//hw/top_earlgrey:silicon_creator": None,
},
DARJEELING_TEST_ENVS,
),
verilator = verilator_params(
timeout = "eternal",
),
deps = [
"//hw/top:dt",
"//hw/top:edn_c_regs",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//sw/device/lib/base:mmio",
"//sw/device/lib/dif:csrng",
"//sw/device/lib/dif:edn",
Expand Down Expand Up @@ -1342,14 +1349,15 @@ opentitan_test(
{
"//hw/top_earlgrey:silicon_creator": None,
},
DARJEELING_TEST_ENVS,
),
verilator = verilator_params(
timeout = "long",
),
deps = [
"//hw/ip/aes:model",
"//hw/top:dt",
"//hw/top:edn_c_regs",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//sw/device/lib/base:mmio",
"//sw/device/lib/dif:aes",
"//sw/device/lib/dif:csrng",
Expand All @@ -1374,13 +1382,14 @@ opentitan_test(
{
"//hw/top_earlgrey:silicon_creator": None,
},
DARJEELING_TEST_ENVS,
),
verilator = verilator_params(
timeout = "long",
),
deps = [
"//hw/top:dt",
"//hw/top:edn_c_regs",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//sw/device/lib/base:mmio",
"//sw/device/lib/dif:csrng",
"//sw/device/lib/dif:csrng_shared",
Expand Down Expand Up @@ -3240,9 +3249,10 @@ opentitan_test(
exec_env = dicts.add(
EARLGREY_TEST_ENVS,
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
DARJEELING_TEST_ENVS,
),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/base:csr",
"//sw/device/lib/runtime:hart",
"//sw/device/lib/runtime:irq",
Expand All @@ -3257,9 +3267,10 @@ opentitan_test(
exec_env = dicts.add(
EARLGREY_TEST_ENVS,
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
DARJEELING_TEST_ENVS,
),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/base:csr",
"//sw/device/lib/runtime:hart",
"//sw/device/lib/runtime:irq",
Expand Down Expand Up @@ -6508,7 +6519,7 @@ test_suite(
test_harness = "//sw/host/tests/chip/rv_dm:access_after_hw_reset",
),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/dif:rstmgr",
"//sw/device/lib/runtime:hart",
"//sw/device/lib/runtime:log",
Expand Down Expand Up @@ -6978,9 +6989,10 @@ opentitan_test(
exec_env = dicts.add(
EARLGREY_TEST_ENVS,
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
DARJEELING_TEST_ENVS,
),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/arch:device",
"//sw/device/lib/base:macros",
"//sw/device/lib/base:mmio",
Expand All @@ -6997,9 +7009,10 @@ opentitan_test(
exec_env = dicts.add(
EARLGREY_TEST_ENVS,
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
DARJEELING_TEST_ENVS,
),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/arch:device",
"//sw/device/lib/base:macros",
"//sw/device/lib/base:mmio",
Expand Down Expand Up @@ -7147,14 +7160,17 @@ opentitan_binary(
"rv_core_ibex_epmp_test.S",
"rv_core_ibex_epmp_test.c",
],
exec_env = {
"//hw/top_earlgrey:fpga_cw310_rom_with_fake_keys": None,
"//hw/top_earlgrey:fpga_cw340_rom_with_fake_keys": None,
},
exec_env = dicts.add(
{
"//hw/top_earlgrey:fpga_cw310_rom_with_fake_keys": None,
"//hw/top_earlgrey:fpga_cw340_rom_with_fake_keys": None,
},
DARJEELING_TEST_ENVS,
Copy link
Contributor

@pamaury pamaury Nov 6, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Note: on earlgrey, this test typically only works for execution environments where the ePMP is completely unlocked, which is only the ROM_EXT essentially. This can be changed later depending on how Darjeeling's ROM/ROM_EXT locks things down.

),
kind = "ram",
linker_script = "//sw/device/silicon_creator/manuf/lib:sram_program_linker_script",
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/arch:device",
"//sw/device/lib/base:macros",
"//sw/device/lib/runtime:log",
Expand Down Expand Up @@ -7280,12 +7296,14 @@ opentitan_binary(
kind = "ram",
linker_script = "//sw/device/silicon_creator/manuf/lib:sram_program_linker_script",
deps = [
"//hw/top:dt",
"//hw/top:pwm_c_regs",
"//hw/top:rv_timer_c_regs",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//sw/device/lib/arch:device",
"//sw/device/lib/base:macros",
"//sw/device/lib/dif:flash_ctrl",
"//sw/device/lib/dif:pwm",
"//sw/device/lib/dif:rv_timer",
"//sw/device/lib/runtime:log",
"//sw/device/lib/runtime:pmp",
"//sw/device/lib/testing:flash_ctrl_testutils",
Expand All @@ -7308,14 +7326,17 @@ opentitan_test(
["//hw/top_earlgrey:sim_verilator"],
),
EARLGREY_SILICON_OWNER_ROM_EXT_ENVS,
DARJEELING_TEST_ENVS,
),
deps = [
"//hw/top:dt",
"//hw/top:pwm_c_regs",
"//hw/top:rv_timer_c_regs",
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//sw/device/lib/arch:device",
"//sw/device/lib/base:macros",
"//sw/device/lib/dif:flash_ctrl",
"//sw/device/lib/dif:pwm",
"//sw/device/lib/dif:rv_timer",
"//sw/device/lib/runtime:log",
"//sw/device/lib/runtime:pmp",
"//sw/device/lib/testing:flash_ctrl_testutils",
Expand Down Expand Up @@ -7590,7 +7611,7 @@ opentitan_test(
test_harness = "//sw/host/tests/chip/sram_ctrl:sram_ctrl_lc_escalation",
),
deps = [
"//hw/top_earlgrey/sw/autogen:top_earlgrey",
"//hw/top:dt",
"//sw/device/lib/arch:device",
"//sw/device/lib/base:macros",
"//sw/device/lib/base:mmio",
Expand Down
Loading
Loading