Skip to content

hw/riscv: Re-enable opentitan machine#321

Merged
jwnrt merged 2 commits intolowRISC:ot-10.2.0from
jwnrt:opentitan-machine
Feb 3, 2026
Merged

hw/riscv: Re-enable opentitan machine#321
jwnrt merged 2 commits intolowRISC:ot-10.2.0from
jwnrt:opentitan-machine

Conversation

@jwnrt
Copy link

@jwnrt jwnrt commented Jan 30, 2026

Re-enabling this machine to make our fork slightly closer to upstream. Had to revert a commit which switched the SoC's array of harts to a single CPU to be able to use the riscv_boot_info_init API properly.

This will also be helpful as we upstream the fork as we'll be adding features to the opentitan machine.

@jwnrt jwnrt force-pushed the opentitan-machine branch from 9918212 to 37e9219 Compare January 30, 2026 13:52
@jwnrt jwnrt marked this pull request as ready for review January 30, 2026 14:57
jwnrt added 2 commits January 30, 2026 16:33
Signed-off-by: James Wainwright <james.wainwright@lowrisc.org>
Also enables the new machines by default to match the existing style.

Signed-off-by: James Wainwright <james.wainwright@lowrisc.org>
@jwnrt jwnrt force-pushed the opentitan-machine branch from 37e9219 to a189987 Compare January 30, 2026 16:33
@jwnrt jwnrt merged commit b28bb56 into lowRISC:ot-10.2.0 Feb 3, 2026
7 of 10 checks passed
@jwnrt jwnrt deleted the opentitan-machine branch February 3, 2026 10:27
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants