hw/riscv: Re-enable opentitan machine#321
Merged
jwnrt merged 2 commits intolowRISC:ot-10.2.0from Feb 3, 2026
Merged
Conversation
9918212 to
37e9219
Compare
Signed-off-by: James Wainwright <james.wainwright@lowrisc.org>
Also enables the new machines by default to match the existing style. Signed-off-by: James Wainwright <james.wainwright@lowrisc.org>
37e9219 to
a189987
Compare
lexbaileylowrisc
approved these changes
Feb 3, 2026
AlexJones0
approved these changes
Feb 3, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Re-enabling this machine to make our fork slightly closer to upstream. Had to revert a commit which switched the SoC's array of harts to a single CPU to be able to use the
riscv_boot_info_initAPI properly.This will also be helpful as we upstream the fork as we'll be adding features to the
opentitanmachine.