Skip to content

Commit e0b4e75

Browse files
committed
update to v1.12.0
1 parent 6a344b3 commit e0b4e75

File tree

3 files changed

+9
-3
lines changed

3 files changed

+9
-3
lines changed

CHANGELOG.md

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,12 @@ All notable changes to this project will be documented in this file.
44

55
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)
66

7+
## [1.12.0] - 2023-08-14
8+
9+
- Update README.md for ctags [#433](https://github.com/mshr-h/vscode-verilog-hdl-support/pull/433)
10+
- Added syntax highlighting for Tcl [#440](https://github.com/mshr-h/vscode-verilog-hdl-support/pull/440)
11+
- Updated dependencies [#431](https://github.com/mshr-h/vscode-verilog-hdl-support/pull/431), [#435](https://github.com/mshr-h/vscode-verilog-hdl-support/pull/435), [#437](https://github.com/mshr-h/vscode-verilog-hdl-support/pull/437), [#438](https://github.com/mshr-h/vscode-verilog-hdl-support/pull/438), [#439](https://github.com/mshr-h/vscode-verilog-hdl-support/pull/439)
12+
713
## [1.11.11] - 2023-06-13
814

915
### Fixed

package-lock.json

Lines changed: 2 additions & 2 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

package.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
"name": "veriloghdl",
33
"displayName": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog",
44
"description": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code",
5-
"version": "1.11.11",
5+
"version": "1.12.0",
66
"publisher": "mshr-h",
77
"homepage": "https://github.com/mshr-h/vscode-verilog-hdl-support",
88
"repository": {

0 commit comments

Comments
 (0)