ARM: dts: ni-zynq: Enable I2C Bus by default#218
Merged
gratian merged 1 commit intoni:nilrt/master/6.6from Mar 25, 2025
Merged
Conversation
HatsyRei
force-pushed
the
nilrt/master/6.6
branch
from
2cc4071 to
8898da6
Compare
Enable I2C bus 0 by default for NI Zynq-based devices. Signed-off-by: HatsyRei <yan.huan.chng@emerson.com>
HatsyRei
force-pushed
the
nilrt/master/6.6
branch
from
8898da6 to
90fbd9d
Compare
chaitu236
approved these changes
Mar 24, 2025
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Enable I2C bus 0 by default for NI Zynq-based devices. A follow-up to device tree tweaks introduced in #192 to get NI Zynq device trees to build correctly based on updated zynq-7000.dtsi definitions. i2c0 is disabled by default in zynq-7000.dtsi, so this node needs to be explicitly enabled to work.
Testing: Deployed changes on cDAQ-9189, verified enumeration of /dev/i2c-0 and communication with on-board tmp451 sensor via sysfs.