File tree Expand file tree Collapse file tree 1 file changed +3
-3
lines changed Expand file tree Collapse file tree 1 file changed +3
-3
lines changed Original file line number Diff line number Diff line change @@ -178,7 +178,7 @@ where
178
178
7 => self . 0 . ch [ 0 ] . pselp . write ( |w| w. pselp ( ) . analog_input7 ( ) ) ,
179
179
#[ cfg( not( feature = "9160" ) ) ]
180
180
8 => self . 0 . ch [ 0 ] . pselp . write ( |w| w. pselp ( ) . vdd ( ) ) ,
181
- #[ cfg( not ( feature = "9160 " ) ) ]
181
+ #[ cfg( any ( feature = "52833" , feature = "52840 ") ) ]
182
182
13 => self . 0 . ch [ 0 ] . pselp . write ( |w| w. pselp ( ) . vddhdiv5 ( ) ) ,
183
183
// This can never happen the only analog pins have already been defined
184
184
// PAY CLOSE ATTENTION TO ANY CHANGES TO THIS IMPL OR THE `channel_mappings!` MACRO
@@ -268,7 +268,7 @@ impl Channel<Saadc> for InternalVdd {
268
268
/// Channel that doesn't sample a pin, but the internal VDD voltage.
269
269
pub struct InternalVdd ;
270
270
271
- #[ cfg( not ( feature = "9160 " ) ) ]
271
+ #[ cfg( any ( feature = "52833" , feature = "52840 ") ) ]
272
272
impl Channel < Saadc > for InternalVddHdiv5 {
273
273
type ID = u8 ;
274
274
@@ -277,6 +277,6 @@ impl Channel<Saadc> for InternalVddHdiv5 {
277
277
}
278
278
}
279
279
280
- #[ cfg( not ( feature = "9160 " ) ) ]
280
+ #[ cfg( any ( feature = "52833" , feature = "52840 ") ) ]
281
281
/// Channel that doesn't sample a pin, but the internal VDD voltage.
282
282
pub struct InternalVddHdiv5 ;
You can’t perform that action at this time.
0 commit comments