Skip to content

snippets: emulated-gpio: align RRAM #18013

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Oct 23, 2024
Merged

snippets: emulated-gpio: align RRAM #18013

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
8dcbe6c
snippets: emulated-gpio: align RRAM
masz-nordic Oct 18, 2024
93392b2
applications: sdp: gpio: align RRAM
masz-nordic Oct 18, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 8 additions & 0 deletions applications/sdp/gpio/boards/nrf54l15dk_nrf54l15_cpuflpr_icbmsg.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -34,6 +34,14 @@
};
};

&cpuflpr_rram {
reg = <0x179800 DT_SIZE_K(14)>;
};

&cpuflpr_code_partition {
reg = <0x0 DT_SIZE_K(14)>;
};

&cpuflpr_sram {
reg = <0x2003c800 DT_SIZE_K(14)>;
ranges = <0x0 0x2003c800 0x3800>;
Expand Down
8 changes: 8 additions & 0 deletions applications/sdp/gpio/boards/nrf54l15dk_nrf54l15_cpuflpr_icmsg.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -32,6 +32,14 @@
};
};

&cpuflpr_rram {
reg = <0x17a000 DT_SIZE_K(12)>;
};

&cpuflpr_code_partition {
reg = <0x0 DT_SIZE_K(12)>;
};

&cpuflpr_sram {
reg = <0x2003d000 DT_SIZE_K(12)>;
ranges = <0x0 0x2003d000 0x3000>;
Expand Down
8 changes: 8 additions & 0 deletions applications/sdp/gpio/boards/nrf54l15dk_nrf54l15_cpuflpr_mbox.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -27,6 +27,14 @@
};
};

&cpuflpr_rram {
reg = <0x17a000 DT_SIZE_K(12)>;
};

&cpuflpr_code_partition {
reg = <0x0 DT_SIZE_K(12)>;
};

&cpuflpr_sram {
reg = <0x2003d000 DT_SIZE_K(12)>;
ranges = <0x0 0x2003d000 0x3000>;
Expand Down
9 changes: 6 additions & 3 deletions snippets/emulated-gpio/icbmsg/boards/nrf54l15dk_nrf54l15_cpuapp.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10,9 +10,8 @@
#address-cells = <1>;
#size-cells = <1>;

cpuflpr_code_partition: image@165000 {
/* FLPR core code partition */
reg = <0x165000 DT_SIZE_K(96)>;
cpuflpr_code_partition: image@179800 {
reg = <0x179800 DT_SIZE_K(14)>;
};

sram_rx: memory@2003b800 {
Expand Down Expand Up @@ -48,6 +47,10 @@
};
};

&cpuapp_rram {
reg = <0x0 DT_SIZE_K(1510)>;
};

&cpuapp_sram {
reg = <0x20000000 DT_SIZE_K(242)>;
ranges = <0x0 0x20000000 0x3d000>;
Expand Down
9 changes: 6 additions & 3 deletions snippets/emulated-gpio/icmsg/boards/nrf54l15dk_nrf54l15_cpuapp.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10,9 +10,8 @@
#address-cells = <1>;
#size-cells = <1>;

cpuflpr_code_partition: image@165000 {
/* FLPR core code partition */
reg = <0x165000 DT_SIZE_K(96)>;
cpuflpr_code_partition: image@17a000 {
reg = <0x17a000 DT_SIZE_K(12)>;
};

sram_rx: memory@2003c000 {
Expand Down Expand Up @@ -46,6 +45,10 @@
};
};

&cpuapp_rram {
reg = <0x0 DT_SIZE_K(1512)>;
};

&cpuapp_sram {
reg = <0x20000000 DT_SIZE_K(244)>;
ranges = <0x0 0x20000000 0x3d000>;
Expand Down
9 changes: 6 additions & 3 deletions snippets/emulated-gpio/mbox/boards/nrf54l15dk_nrf54l15_cpuapp.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10,9 +10,8 @@
#address-cells = <1>;
#size-cells = <1>;

cpuflpr_code_partition: image@165000 {
/* FLPR core code partition */
reg = <0x165000 DT_SIZE_K(96)>;
cpuflpr_code_partition: image@17a000 {
reg = <0x17a000 DT_SIZE_K(12)>;
};

sram_rx: memory@2003c000 {
Expand Down Expand Up @@ -41,6 +40,10 @@
};
};

&cpuapp_rram {
reg = <0x0 DT_SIZE_K(1512)>;
};

&cpuapp_sram {
reg = <0x20000000 DT_SIZE_K(244)>;
ranges = <0x0 0x20000000 0x3d000>;
Expand Down
Loading