Skip to content

SDP: fix max frequency and device frequency in MSPI API test #20320

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Feb 26, 2025
Merged

SDP: fix max frequency and device frequency in MSPI API test #20320

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
3e7af2a
snippets: sdp: mspi: soc: fix max driver frequency
magp-nordic Feb 12, 2025
0f50278
snippets: sdp: mspi: move definition of nRF54L15 DK flash
magp-nordic Feb 19, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
36 changes: 36 additions & 0 deletions snippets/sdp/mspi/board/nrf54l15dk_nrf54l15_cpuapp.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,36 @@
/*
* Copyright (c) 2024 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
*/


/delete-node/ &mx25r64;

&sdp_mspi {
mx25r64: mx25r6435f@0 {
compatible = "jedec,mspi-nor";
status = "okay";
reg = <0>;
jedec-id = [c2 28 17];
sfdp-bfp = [
e5 20 f1 ff ff ff ff 03 44 eb 08 6b 08 3b 04 bb
ee ff ff ff ff ff 00 ff ff ff 00 ff 0c 20 0f 52
10 d8 00 ff 23 72 f5 00 82 ed 04 cc 44 83 48 44
30 b0 30 b0 f7 c4 d5 5c 00 be 29 ff f0 d0 ff ff
];
size = <67108864>;
has-dpd;
t-enter-dpd = <10000>;
t-exit-dpd = <35000>;
reset-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;

mspi-max-frequency = <DT_FREQ_M(1)>;
mspi-io-mode = "MSPI_IO_MODE_SINGLE";
mspi-data-rate = "MSPI_DATA_RATE_SINGLE";
mspi-hardware-ce-num = <0>;
mspi-cpp-mode = "MSPI_CPP_MODE_0";
mspi-endian = "MSPI_BIG_ENDIAN";
mspi-ce-polarity = "MSPI_CE_ACTIVE_LOW";
};
};
3 changes: 3 additions & 0 deletions snippets/sdp/mspi/snippet.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -14,3 +14,6 @@ boards:
/.*/nrf54l15/cpuapp/:
append:
EXTRA_DTC_OVERLAY_FILE: soc/nrf54l15_cpuapp.overlay
/nrf54l15dk/nrf54l15/cpuapp/:
append:
EXTRA_DTC_OVERLAY_FILE: board/nrf54l15dk_nrf54l15_cpuapp.overlay
29 changes: 1 addition & 28 deletions snippets/sdp/mspi/soc/nrf54l15_cpuapp.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -96,37 +96,10 @@
};
};

/delete-node/ &mx25r64;

&sdp_mspi {
clock-frequency = <DT_FREQ_M(48)>;
clock-frequency = <DT_FREQ_M(64)>;
pinctrl-0 = <&sdp_mspi_default>;
pinctrl-1 = <&sdp_mspi_sleep>;
pinctrl-names = "default", "sleep";
status = "okay";
mx25r64: mx25r6435f@0 {
compatible = "jedec,mspi-nor", "zephyr,mspi-emul-device";
status = "okay";
reg = <0>;
jedec-id = [c2 28 17];
sfdp-bfp = [
e5 20 f1 ff ff ff ff 03 44 eb 08 6b 08 3b 04 bb
ee ff ff ff ff ff 00 ff ff ff 00 ff 0c 20 0f 52
10 d8 00 ff 23 72 f5 00 82 ed 04 cc 44 83 48 44
30 b0 30 b0 f7 c4 d5 5c 00 be 29 ff f0 d0 ff ff
];
size = <67108864>;
has-dpd;
t-enter-dpd = <10000>;
t-exit-dpd = <35000>;
reset-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;

mspi-max-frequency = <DT_FREQ_M(1)>;
mspi-io-mode = "MSPI_IO_MODE_SINGLE";
mspi-data-rate = "MSPI_DATA_RATE_SINGLE";
mspi-hardware-ce-num = <0>;
mspi-cpp-mode = "MSPI_CPP_MODE_0";
mspi-endian = "MSPI_BIG_ENDIAN";
mspi-ce-polarity = "MSPI_CE_ACTIVE_LOW";
};
};
Loading