Skip to content

Rx f low #20731

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 6 commits into from
Mar 24, 2025
Merged

Rx f low #20731

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
6 commits
Select commit Hold shift + click to select a range
4fd2edc
applications: sdp: mspi: RX Flow change
mif1-nordic Mar 19, 2025
b69e516
drivers: mspi: RX Flow change
mif1-nordic Mar 19, 2025
2f0d4ce
applications: sdp: mspi: RX no copy
mif1-nordic Mar 19, 2025
6177bbe
drivers: mspi: RX no copy - drivers
mif1-nordic Mar 19, 2025
c6eddf1
applications: sdp: mspi: Code size
mif1-nordic Mar 19, 2025
eb9018b
snippets: sdp: mspi: Code size
mif1-nordic Mar 19, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
20 changes: 10 additions & 10 deletions applications/sdp/mspi/boards/nrf54l15dk_nrf54l15_cpuflpr.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10,16 +10,16 @@
#address-cells = <1>;
#size-cells = <1>;

sram_tx: memory@2003c000 {
reg = <0x2003c000 0x07f0>;
sram_tx: memory@2003b400 {
reg = <0x2003b400 0x07f0>;
};

sram_rx: memory@2003c7f0 {
reg = <0x2003c7f0 0x07f0>;
sram_rx: memory@2003bbf0 {
reg = <0x2003bbf0 0x07f0>;
};

cpuflpr_error_code: memory@2003cfe0 {
reg = <0x2003cfe0 0x0020>; /* 32bytes */
cpuflpr_error_code: memory@2003c3e0 {
reg = <0x2003c3e0 0x0020>; /* 32bytes */
};
};
};
Expand All @@ -37,16 +37,16 @@
};

&cpuflpr_rram {
reg = <0x17a000 DT_SIZE_K(12)>;
reg = <0x179400 DT_SIZE_K(15)>;
};

&cpuflpr_code_partition {
reg = <0x0 DT_SIZE_K(12)>;
reg = <0x0 DT_SIZE_K(15)>;
};

&cpuflpr_sram {
reg = <0x2003d000 DT_SIZE_K(12)>;
ranges = <0x0 0x2003d000 0x3000>;
reg = <0x2003c400 DT_SIZE_K(15)>;
ranges = <0x0 0x2003c400 0x3c00>;
};

&cpuflpr_vevif_rx {
Expand Down
Loading