Skip to content

Commit f762187

Browse files
committed
Update readme
1 parent 17a3eb0 commit f762187

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

README.md

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -10,6 +10,8 @@ Memory consists of three sections. Two are directly accessible by code: ROM (rx)
1010

1111
Code begins executing at address `0x4`. Address `0x0` must contain the size of the `.text` section (ie. `__etext`) to tell the processor how much data to decode from ROM; alternatively, it can be `0` to decode the entire ROM.
1212

13+
The main CPU code is generated from `src/main.mlog.jinja` using a custom Jinja-based preprocessor (`python/src/mlogv32/preprocessor`).
14+
1315
## Extensions
1416

1517
`RV32IMAZicntr_Zicsr_Zifencei_Zihintpause`

0 commit comments

Comments
 (0)