Skip to content

Clk architecture#354

Open
cst-rameez wants to merge 2 commits intoopenhwgroup:masterfrom
cst-rameez:clk_architecture
Open

Clk architecture#354
cst-rameez wants to merge 2 commits intoopenhwgroup:masterfrom
cst-rameez:clk_architecture

Conversation

@cst-rameez
Copy link
Contributor

Updated the diagram to show how various clocks are connected in the subsystem.


Clock Domains
=============
The Core-v-mcu has three major clock domains that are all derived from the input reference clock.
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

CORE-V-MCU shouldl be all upper-case.

^^^^^^^^^^^^^^

- The input reference clock(i.e ref_clk_i) is assumed to be 10 MHz.
- There are 3 major subsystems in CORE_V_MCU and each of these uses a different set of clocks for its working.
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

typo: s.b. CORE-V-MCU


The output of the PLL is divided by 10-bit divisors to create the SoC clock, the peripherial Clock and the Primary FPGA clock.
An Additional divisor reduces the input reference clock.
The working of APB_PLL is explained in specification with all the IPs of APB subsystem.
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I assume you are referring to the apb_fll_if chapter. There is some confusion here. I am not sure the apb_fll_if module is used in the MCU. The confusion seems to stem from the way that the soc_peripherals module instantiates the apb_pll. The instance name of is apb_fll_if_i which implies that is it an instance of apb_fll_if, but it is not.

It will be difficult to resolve this over GitHub - let's discuss in person.

Copy link
Member

@MikeOpenHWGroup MikeOpenHWGroup left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Hi @cst-rameez, I am confused about a few things, please see my comments.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants