Skip to content

Actions: os-fpga/Backend

Actions

Pull Request Labeler

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
labeler.yml
31 workflow run results
31 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

checker: allow dangling CARRY outputs EDA-3235 Pull Request Labeler #1062: Pull request #910 opened by serge-dsa
15s
15s
checker: fix pinGraph bug EDA-3235 Pull Request Labeler #1061: Pull request #909 opened by serge-dsa
2m 37s
2m 37s
build(deps): bump OpenFPGA from 7fff106 to 8ebabd2 Pull Request Labeler #1060: Pull request #908 opened by dependabot bot
13s
13s
latest vpr_latest Oct 2024 Pull Request Labeler #1059: Pull request #907 opened by serge-dsa
13s
13s
checker: handle disabled RAM clock-inputs EDA-3235 Pull Request Labeler #1058: Pull request #906 opened by serge-dsa
14s
14s
revert OpenFPGA to Oct10 2de9864eeb8 Pull Request Labeler #1057: Pull request #905 synchronize by serge-dsa
15s
15s
revert OpenFPGA to Oct10 2de9864eeb8 Pull Request Labeler #1056: Pull request #905 opened by serge-dsa
15s
15s
checker: finished --cleanup_blif Pull Request Labeler #1055: Pull request #904 opened by serge-dsa
14s
14s
checker: --cleanup_blif functionality Pull Request Labeler #1054: Pull request #903 opened by serge-dsa
15s
15s
checker: added --cleanup option Pull Request Labeler #1053: Pull request #902 opened by serge-dsa
14s
14s
checker: writeBlif path cleanup Pull Request Labeler #1052: Pull request #901 opened by serge-dsa
16s
16s
checker writeBlif() now filters dangling bits Pull Request Labeler #1051: Pull request #900 opened by serge-dsa
13s
13s
checker: add writeBlif() method Pull Request Labeler #1050: Pull request #899 opened by serge-dsa
16s
16s
checker: improve primDB for RAM18KX2, better warning about dangling bits Pull Request Labeler #1049: Pull request #898 opened by serge-dsa
15s
15s
build(deps): bump OpenFPGA from 7c3de4c to c76a2cd Pull Request Labeler #1048: Pull request #897 opened by dependabot bot
15s
15s
checker: report warnings about dangling RAM/DSP outputs Pull Request Labeler #1047: Pull request #896 opened by serge-dsa
13s
13s
finish pb_fixup and readoptions merge Pull Request Labeler #1046: Pull request #895 opened by serge-dsa
16s
16s
merged patched VPR-CMakefile Pull Request Labeler #1045: Pull request #894 opened by serge-dsa
15s
15s
remove libopenfpgacapnproto dependency to fix github CI issue Pull Request Labeler #1044: Pull request #893 opened by serge-dsa
14s
14s
add generated unique_blocks_uxsdcxx to include/openfpga/annotation Pull Request Labeler #1043: Pull request #892 opened by serge-dsa
18s
18s
Update build.yml to fix the python version 3.8 for now Pull Request Labeler #1042: Pull request #888 synchronize by NadeemYaseen
1m 10s
1m 10s
build(deps): bump OpenFPGA from 7c3de4c to fc0cf2e Pull Request Labeler #1041: Pull request #891 opened by dependabot bot
1m 17s
1m 17s
Update build.yml to fix the python version 3.8 for now Pull Request Labeler #1040: Pull request #888 synchronize by NadeemYaseen
13s
13s
restore vpr_api.cpp patch Pull Request Labeler #1039: Pull request #890 opened by serge-dsa
15s
15s
restore Timing_LogicLevel fix Pull Request Labeler #1038: Pull request #889 opened by serge-dsa
14s
14s