Skip to content
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
37 changes: 37 additions & 0 deletions boards/genericSAMC20E15A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20e15a",
"extra_flags": "-D__SAMC20E15A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20E15A",
"openocd_chipname": "at91samc20e15a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20E15A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20E15A (4k RAM, 32k FLASH)",
"upload": {
"maximum_ram_size": 4096,
"maximum_size": 32768,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20e15a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20E16A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20e16a",
"extra_flags": "-D__SAMC20E16A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20E16A",
"openocd_chipname": "at91samc20e16a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20E16A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20E16A (8k RAM, 64k FLASH)",
"upload": {
"maximum_ram_size": 8192,
"maximum_size": 65536,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20e16a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20E17A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20e17a",
"extra_flags": "-D__SAMC20E17A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20E17A",
"openocd_chipname": "at91samc20e17a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20E17A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20E17A (16k RAM, 128k FLASH)",
"upload": {
"maximum_ram_size": 16384,
"maximum_size": 131072,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20e17a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20E18A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20e18a",
"extra_flags": "-D__SAMC20E18A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20E18A",
"openocd_chipname": "at91samc20e18a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20E18A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20E18A (32k RAM, 256k FLASH)",
"upload": {
"maximum_ram_size": 32768,
"maximum_size": 262144,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20e18a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20G15A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20g15a",
"extra_flags": "-D__SAMC20G15A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20G15A",
"openocd_chipname": "at91samc20g15a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20G15A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20G15A (4k RAM, 32k FLASH)",
"upload": {
"maximum_ram_size": 4096,
"maximum_size": 32768,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20g15a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20G16A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20g16a",
"extra_flags": "-D__SAMC20G16A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20G16A",
"openocd_chipname": "at91samc20g16a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20G16A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20G16A (8k RAM, 64k FLASH)",
"upload": {
"maximum_ram_size": 8192,
"maximum_size": 65536,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20g16a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20G17A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20g17a",
"extra_flags": "-D__SAMC20G17A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20G17A",
"openocd_chipname": "at91samc20g17a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20G17A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20G17A (16k RAM, 128k FLASH)",
"upload": {
"maximum_ram_size": 16384,
"maximum_size": 131072,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20g17a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20G18A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20g18a",
"extra_flags": "-D__SAMC20G18A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20G18A",
"openocd_chipname": "at91samc20g18a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20G18A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20G18A (32k RAM, 256k FLASH)",
"upload": {
"maximum_ram_size": 32768,
"maximum_size": 262144,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20g18a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20J15A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20j15a",
"extra_flags": "-D__SAMC20J15A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20J15A",
"openocd_chipname": "at91samc20j15a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20J15A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20J15A (4k RAM, 32k FLASH)",
"upload": {
"maximum_ram_size": 4096,
"maximum_size": 32768,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20j15a",
"vendor": "Atmel/Microchip"
}
37 changes: 37 additions & 0 deletions boards/genericSAMC20J16A.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,37 @@
{
"build": {
"cpu": "cortex-m0plus",
"f_cpu": "4000000L",
"mcu": "samc20j16a",
"extra_flags": "-D__SAMC20J16A__ -D__SAMC20__"
},
"debug": {
"jlink_device": "ATSAMC20J16A",
"openocd_chipname": "at91samc20j16a",
"openocd_target": "at91samdXX",
"svd_path": "ATSAMC20J16A.svd"
},
"frameworks": {
"cmsis": {
"package": "framework-cmsis-atmelsam",
"script": "builder/frameworks/cmsis.py",
"description": "CMSIS bare metal",
"homepage": "",
"title": "Atmel/Microchip CMSIS framework for SAM MCUs"
}
},
"name": "SAMC20J16A (8k RAM, 64k FLASH)",
"upload": {
"maximum_ram_size": 8192,
"maximum_size": 65536,
"protocol": "cmsis-dap",
"protocols": [
"cmsis-dap",
"blackmagic",
"jlink",
"atmel-ice"
]
},
"url": "https://www.microchip.com/en-us/product/atsamc20j16a",
"vendor": "Atmel/Microchip"
}
Loading