Skip to content

Commit 216cdf3

Browse files
committed
xilinx/rd2html: Add more versal tiles.
1 parent 6a1fd84 commit 216cdf3

File tree

1 file changed

+143
-2
lines changed

1 file changed

+143
-2
lines changed

re/xilinx/rawdump/src/bin/rd2html.rs

Lines changed: 143 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2933,6 +2933,7 @@ const VERSAL_TILES: &[TileInfo] = &[
29332933
TileInfo("TERM_B_VNOC2_CORE", (1, 0, 0, 0), &[]),
29342934
TileInfo("TERM_T_VNOC2_FIRST_CORE", (1, 0, 0, 0), &[]),
29352935
TileInfo("TERM_B_VNOC2_FIRST_CORE", (1, 0, 0, 0), &[]),
2936+
TileInfo("TERM_T_VNOC2_AIE_CORE", (1, 0, 0, 0), &[]),
29362937
TileInfo("TERM_T_VNOC4CH_CORE", (4, 0, 0, 0), &[]),
29372938
TileInfo("TERM_B_VNOC4CH_CORE", (4, 0, 0, 0), &[]),
29382939
TileInfo("CPIPE_TOP_TILE", (0, 0, 58, 0), &[]),
@@ -2995,7 +2996,9 @@ const VERSAL_TILES: &[TileInfo] = &[
29952996
TileInfo("RCLK_HB_CORE", (2, 0, 0, 0), &["clk-last-buf"]),
29962997
TileInfo("RCLK_HB_VR_CORE", (2, 0, 0, 0), &["clk-last-buf"]),
29972998
TileInfo("RCLK_HB_FULL_L_CORE", SINGLE, &["clk-last-buf"]),
2999+
TileInfo("RCLK_HB_FULL_L_VR_CORE", SINGLE, &["clk-last-buf"]),
29983000
TileInfo("RCLK_HB_FULL_R_CORE", SINGLE, &["clk-last-buf"]),
3001+
TileInfo("RCLK_HB_FULL_R_VR_CORE", SINGLE, &["clk-last-buf"]),
29993002
TileInfo("RCLK_HB_HDIO_CORE", (2, 0, 0, 0), &["clk-last-buf"]),
30003003
TileInfo("RCLK_HB_HDIO_VR_CORE", (2, 0, 0, 0), &["clk-last-buf"]),
30013004
TileInfo("RCLK_SDFEC_CORE", (2, 0, 0, 0), &["clk-last-buf"]),
@@ -3022,7 +3025,7 @@ const VERSAL_TILES: &[TileInfo] = &[
30223025
TileInfo("TERM_P_GTY_CORE", (0, 0, 0, 0), &[]),
30233026
TileInfo("TERM_T_GTY_L_CORE", (0, 0, 0, 0), &[]),
30243027
TileInfo("TERM_T_GTY_XPIO_L_CORE", (0, 0, 0, 0), &[]),
3025-
TileInfo("GTYP_QUAD_SINGLE_MY", (0, 0, 58, 0), &["gty"]),
3028+
TileInfo("GTYP_QUAD_SINGLE_MY", (0, 0, 0, 0), &["gty"]),
30263029
TileInfo("RBRK_GTYP_CORE_MY", (0, 0, 0, 0), &["clk-brk"]),
30273030
TileInfo("RBRK_GTYP_CPM5_CORE", (0, 0, 0, 0), &["clk-brk"]),
30283031
TileInfo("RBRK_GTYP_CPM5_BOT_CORE_MY", (0, 0, 0, 0), &["clk-brk"]),
@@ -3037,6 +3040,12 @@ const VERSAL_TILES: &[TileInfo] = &[
30373040
TileInfo("TERM_T_GTM_L_CORE", (0, 0, 0, 0), &[]),
30383041
TileInfo("TERM_T_GTM_L_AIE_CORE", (0, 0, 0, 0), &[]),
30393042
TileInfo("TERM_P_GTM_CORE", (0, 0, 0, 0), &[]),
3043+
TileInfo("GTMPW_QUAD_SINGLE_MY", (0, 0, 58, 0), &["gtm"]),
3044+
TileInfo("RBRK_GTMP_CORE_MY", (0, 0, 0, 0), &["clk-brk"]),
3045+
TileInfo("RBRK_GTMP_CPM6_CORE", (0, 0, 0, 0), &["clk-brk"]),
3046+
TileInfo("RBRK_GTMP_CPM6_BOT_CORE_MY", (0, 0, 0, 0), &["clk-brk"]),
3047+
TileInfo("TERM_T_GTMP_L_CORE", (0, 0, 0, 0), &[]),
3048+
TileInfo("TERM_P_GTMP_CPM6_CORE", (0, 0, 0, 0), &[]),
30403049
TileInfo("XRAM_CORE", (0, 0, 0, 0), &["hardip"]),
30413050
TileInfo("TERM_P_XRAM_CORE", (0, 0, 0, 0), &[]),
30423051
TileInfo("TERM_T_PSS_CORE", (0, 0, 0, 0), &[]),
@@ -3063,6 +3072,10 @@ const VERSAL_TILES: &[TileInfo] = &[
30633072
TileInfo("GTM_REFCLK_TOP_TILE", (2, 0, 0, 0), &["gtclk"]),
30643073
TileInfo("GTM_REFCLK_BOT_TILE", (2, 0, 0, 0), &["gtclk"]),
30653074
TileInfo("GTYP_REFCLK_BOT_TILE", (2, 0, 0, 0), &["gtclk"]),
3075+
TileInfo("GTMPW_QUAD_SINGLE", (0, 0, 58, 0), &["gtm"]),
3076+
TileInfo("RBRK_GTMP_CORE", (0, 0, 0, 0), &["clk-brk"]),
3077+
TileInfo("TERM_T_GTMP_R_CORE", (0, 0, 0, 0), &[]),
3078+
TileInfo("TERM_B_GTMP_CORE", (0, 0, 0, 0), &[]),
30663079
TileInfo("RFADC_BOT_CORE", (2, 0, 58, 0), &["hsadc"]),
30673080
TileInfo("RFADC_TOP_CORE", (2, 0, 58, 0), &["hsadc"]),
30683081
TileInfo("RFDAC_BOT_CORE", (2, 0, 58, 0), &["hsdac"]),
@@ -3089,6 +3102,7 @@ const VERSAL_TILES: &[TileInfo] = &[
30893102
TileInfo("RBRK_VCU_ISP_CORE", (2, 0, 0, 0), &["clk-brk"]),
30903103
TileInfo("RBRK_ISP_VCU_CORE", (2, 0, 0, 0), &["clk-brk"]),
30913104
TileInfo("TERM_B_ISP_CORE", (2, 0, 0, 0), &[]),
3105+
TileInfo("TERM_B_VCU_CORE", (2, 0, 0, 0), &[]),
30923106
TileInfo("MISC_BFRB_DECAP_CORE", (2, 0, 0, 0), &[]),
30933107
TileInfo("TERM_B_BFRB_CORE", (2, 0, 0, 0), &[]),
30943108
TileInfo("RBRK_BFRB_GTM_CORE", (2, 0, 0, 0), &["clk-brk"]),
@@ -3115,6 +3129,7 @@ const VERSAL_TILES: &[TileInfo] = &[
31153129
TileInfo("TERM_P_GTCLK_CORE3", (2, 0, 0, 0), &[]),
31163130
TileInfo("TERM_P_GTCLK_CPM5_CORE", (2, 0, 0, 0), &[]),
31173131
TileInfo("TERM_P_GTCLK_MMI_CORE", (2, 0, 0, 0), &[]),
3132+
TileInfo("TERM_P_GTCLK_CPM6_CORE", (2, 0, 0, 0), &[]),
31183133
TileInfo("TERM_T_GTCLK_L_CORE", (2, 0, 0, 0), &[]),
31193134
TileInfo("TERM_T_GTCLK_L_CORE2", (2, 0, 0, 0), &[]),
31203135
TileInfo("TERM_T_GTCLK_L_XPIO_CORE", (2, 0, 0, 0), &[]),
@@ -3124,6 +3139,7 @@ const VERSAL_TILES: &[TileInfo] = &[
31243139
TileInfo("FSR_GTYP_OCTAL_GT_TILE_MY", (0, 0, 118, 0), &[]),
31253140
TileInfo("FSR_GTM_OCTAL_GT_TILE_MY", (0, 0, 118, 0), &[]),
31263141
TileInfo("FSR_GTM_QUAD_GT_TILE_MY", (0, 0, 59, 0), &[]),
3142+
TileInfo("FSR_GTMPW_SHIM_OCTAL_GT_TILE_MY", (0, 0, 118, 0), &[]),
31273143
TileInfo("FSR_XRAM_GTYP_OCTAL_GT_TILE_MY", (0, 0, 118, 0), &[]),
31283144
TileInfo("FSR_OCTAL_REMAP_TILE_MY", (0, 0, 118, 0), &[]),
31293145
TileInfo("FSR_OCTAL_VR_REMAP_TILE_MY", (0, 0, 118, 0), &[]),
@@ -3148,6 +3164,7 @@ const VERSAL_TILES: &[TileInfo] = &[
31483164
TileInfo("FSR_OCTAL_GT_TILE", (0, 0, 118, 0), &[]),
31493165
TileInfo("FSR_GTYP_OCTAL_GT_TILE", (0, 0, 118, 0), &[]),
31503166
TileInfo("FSR_GTM_OCTAL_GT_TILE", (0, 0, 118, 0), &[]),
3167+
TileInfo("FSR_GTMPW_SHIM_OCTAL_GT_TILE", (0, 0, 118, 0), &[]),
31513168
TileInfo("FSR_VDU_OCTAL_GT_TILE", (0, 0, 118, 0), &[]),
31523169
TileInfo("FSR_BFRB_DUAL_GT_TILE", (0, 0, 118, 0), &[]),
31533170
TileInfo("FSR_ISP_GTYP_OCTAL_GT_TILE", (0, 0, 118, 0), &[]),
@@ -3170,6 +3187,7 @@ const VERSAL_TILES: &[TileInfo] = &[
31703187
TileInfo("CPM_CORE", (0, 0, 58, 0), &["hardip"]),
31713188
TileInfo("PSS_BASE_CORE", (0, 0, 97, 0), &["hardip"]),
31723189
TileInfo("CPM_G5_TILE", (0, 0, 239, 0), &["hardip"]),
3190+
TileInfo("CPM6_TILE", (0, 0, 239, 0), &["hardip"]),
31733191
TileInfo("CFRM_CPIPE_TERM_CPM5_CORE", (0, 0, 239, 0), &[]),
31743192
TileInfo("TERM_B_PSS_DECAP_CORE", (0, 0, 20, 0), &[]),
31753193
TileInfo("TERM_B_PSS_TILE", (0, 0, 0, 0), &[]),
@@ -3242,6 +3260,19 @@ const VERSAL_TILES: &[TileInfo] = &[
32423260
TileInfo("CLKE2_GT_ULVT_CCA_TILE", (0, 0, 9, 0), &["clk-global-buf"]),
32433261
TileInfo("CLKE2_GT_ULVT_AAA_TILE", (0, 0, 9, 0), &["clk-global-buf"]),
32443262
TileInfo("CLKE2_GT_ULVT_BBA_TILE", (0, 0, 9, 0), &["clk-global-buf"]),
3263+
TileInfo("CLKE2_GT_ULVT_AAO_TILE", (0, 0, 9, 0), &["clk-global-buf"]),
3264+
TileInfo("CLKE2_GT_ULVT_BBO_TILE", (0, 0, 9, 0), &["clk-global-buf"]),
3265+
TileInfo("CLKE2_GT_ULVT_CCO_TILE", (0, 0, 9, 0), &["clk-global-buf"]),
3266+
TileInfo(
3267+
"CLKE2_GT_ULVT_NO_LOC_BBA_TILE",
3268+
(0, 0, 9, 0),
3269+
&["clk-global-buf"],
3270+
),
3271+
TileInfo(
3272+
"CLKE2_GT_ULVT_NO_LOC_CCA_TILE",
3273+
(0, 0, 9, 0),
3274+
&["clk-global-buf"],
3275+
),
32453276
TileInfo("AMS_SAT_GT_TOP_TILE", (0, 0, 18, 0), &["sysmon"]),
32463277
TileInfo("AMS_SAT_GT_BOT_TILE", (0, 0, 18, 0), &["sysmon"]),
32473278
TileInfo("NPI_VNPI_TOP_TILE", (0, 0, 5, 0), &["noc"]),
@@ -3265,6 +3296,11 @@ const VERSAL_TILES: &[TileInfo] = &[
32653296
(0, 0, 9, 0),
32663297
&["clk-spine-buf"],
32673298
),
3299+
TileInfo(
3300+
"CLK_REBUF_VERT_GT_ULVT_CBO_TILE",
3301+
(0, 0, 9, 0),
3302+
&["clk-spine-buf"],
3303+
),
32683304
TileInfo(
32693305
"CLK_REBUF_VERT_GT_BAA_TILE",
32703306
(0, 0, 9, 0),
@@ -3275,11 +3311,21 @@ const VERSAL_TILES: &[TileInfo] = &[
32753311
(0, 0, 9, 0),
32763312
&["clk-spine-buf"],
32773313
),
3314+
TileInfo(
3315+
"CLK_REBUF_VERT_GT_ULVT_BOA_TILE",
3316+
(0, 0, 9, 0),
3317+
&["clk-spine-buf"],
3318+
),
32783319
TileInfo(
32793320
"CLK_REBUF_VERT_GT_BAO_TILE",
32803321
(0, 0, 9, 0),
32813322
&["clk-spine-buf"],
32823323
),
3324+
TileInfo(
3325+
"CLK_REBUF_VERT_GT_ULVT_BAO_TILE",
3326+
(0, 0, 9, 0),
3327+
&["clk-spine-buf"],
3328+
),
32833329
TileInfo(
32843330
"CLK_REBUF_VERT_GT_ACA_TILE",
32853331
(0, 0, 9, 0),
@@ -3295,6 +3341,11 @@ const VERSAL_TILES: &[TileInfo] = &[
32953341
(0, 0, 9, 0),
32963342
&["clk-spine-buf"],
32973343
),
3344+
TileInfo(
3345+
"CLK_REBUF_VERT_GT_ULVT_ACO_TILE",
3346+
(0, 0, 9, 0),
3347+
&["clk-spine-buf"],
3348+
),
32983349
TileInfo(
32993350
"CLK_REBUF_VERT_GT_COA_TILE",
33003351
(0, 0, 9, 0),
@@ -3315,6 +3366,11 @@ const VERSAL_TILES: &[TileInfo] = &[
33153366
(0, 0, 9, 0),
33163367
&["clk-spine-buf"],
33173368
),
3369+
TileInfo(
3370+
"CLK_REBUF_VERT_GT_ULVT_BOO_TILE",
3371+
(0, 0, 9, 0),
3372+
&["clk-spine-buf"],
3373+
),
33183374
TileInfo(
33193375
"CLK_REBUF_VERT_GT_AOO_TILE",
33203376
(0, 0, 9, 0),
@@ -3381,6 +3437,11 @@ const VERSAL_TILES: &[TileInfo] = &[
33813437
(0, 0, 8, 0),
33823438
&["clk-spine-buf"],
33833439
),
3440+
TileInfo(
3441+
"CLK_VERT_TO_HSR_GT_ULVT_OCO_TILE",
3442+
(0, 0, 8, 0),
3443+
&["clk-spine-buf"],
3444+
),
33843445
TileInfo(
33853446
"CLK_VERT_TO_HSR_GT_OCO_TILE",
33863447
(0, 0, 8, 0),
@@ -3416,6 +3477,16 @@ const VERSAL_TILES: &[TileInfo] = &[
34163477
(0, 0, 9, 0),
34173478
&["clk-global-buf"],
34183479
),
3480+
TileInfo(
3481+
"CLKE2_GT_ULVT_BBO_TILE_MY",
3482+
(0, 0, 9, 0),
3483+
&["clk-global-buf"],
3484+
),
3485+
TileInfo(
3486+
"CLKE2_GT_ULVT_CCO_TILE_MY",
3487+
(0, 0, 9, 0),
3488+
&["clk-global-buf"],
3489+
),
34193490
TileInfo("AMS_SAT_GT_TOP_TILE_MY", (0, 0, 18, 0), &["sysmon"]),
34203491
TileInfo("AMS_SAT_GT_BOT_TILE_MY", (0, 0, 18, 0), &["sysmon"]),
34213492
TileInfo("NPI_VNPI_TOP_TILE_MY", (0, 0, 5, 0), &["noc"]),
@@ -3481,6 +3552,11 @@ const VERSAL_TILES: &[TileInfo] = &[
34813552
(0, 0, 9, 0),
34823553
&["clk-spine-buf"],
34833554
),
3555+
TileInfo(
3556+
"CLK_REBUF_VERT_GT_ULVT_CBO_TILE_MY",
3557+
(0, 0, 9, 0),
3558+
&["clk-spine-buf"],
3559+
),
34843560
TileInfo(
34853561
"CLK_REBUF_VERT_GT_COO_TILE_MY",
34863562
(0, 0, 9, 0),
@@ -3491,7 +3567,18 @@ const VERSAL_TILES: &[TileInfo] = &[
34913567
(0, 0, 9, 0),
34923568
&["clk-spine-buf"],
34933569
),
3570+
TileInfo(
3571+
"CLK_REBUF_VERT_GT_ULVT_BOO_TILE_MY",
3572+
(0, 0, 9, 0),
3573+
&["clk-spine-buf"],
3574+
),
34943575
TileInfo("RBRK_GT_DECAP_TILE_MY", (0, 0, 8, 0), &[]),
3576+
// CPM6 special
3577+
TileInfo("CLKE2_GT_ULVT_TILE_MY", (0, 0, 9, 0), &["clk-spine-buf"]),
3578+
TileInfo("MISC_CPM6_DECAP_TOP_CORE", (0, 0, 49, 0), &[]),
3579+
TileInfo("MISC_CPM6_DECAP_MID_CORE", (0, 0, 109, 0), &[]),
3580+
TileInfo("MISC_CPM6_DECAP_BOT_CORE", (0, 0, 59, 0), &[]),
3581+
TileInfo("MISC_FSR_CPM6_CORE", (0, 0, 59, 60), &[]),
34953582
// VNOC
34963583
TileInfo("CLK_VNOC_TILE", (0, 0, 9, 0), &["clk-global-buf"]),
34973584
TileInfo("CLK_VNOC_AAA_TILE", (0, 0, 9, 0), &["clk-global-buf"]),
@@ -3606,6 +3693,26 @@ const VERSAL_TILES: &[TileInfo] = &[
36063693
(0, 0, 9, 0),
36073694
&["clk-global-buf"],
36083695
),
3696+
TileInfo(
3697+
"CLKE2_VNOC_ULVT_AAO_TILE",
3698+
(0, 0, 9, 0),
3699+
&["clk-global-buf"],
3700+
),
3701+
TileInfo(
3702+
"CLKE2_VNOC_ULVT_BBO_TILE",
3703+
(0, 0, 9, 0),
3704+
&["clk-global-buf"],
3705+
),
3706+
TileInfo(
3707+
"CLKE2_VNOC_ULVT_CCO_TILE",
3708+
(0, 0, 9, 0),
3709+
&["clk-global-buf"],
3710+
),
3711+
TileInfo(
3712+
"CLKE2_VNOC_ULVT_PSS_CCO_TILE",
3713+
(0, 0, 9, 0),
3714+
&["clk-global-buf"],
3715+
),
36093716
TileInfo("MISR_TILE", (0, 0, 9, 0), &["hardip"]),
36103717
TileInfo("NOC_NSU512_TOP", (1, 0, 8, 0), &["noc"]),
36113718
TileInfo("NOC_NMU512_TOP", (1, 0, 10, 0), &["noc"]),
@@ -3635,6 +3742,16 @@ const VERSAL_TILES: &[TileInfo] = &[
36353742
(1, 0, 9, 0),
36363743
&["clk-spine-buf"],
36373744
),
3745+
TileInfo(
3746+
"CLK_REBUF_VERT_ULVT_VNOC_TOP_BOA_TILE",
3747+
(1, 0, 9, 0),
3748+
&["clk-spine-buf"],
3749+
),
3750+
TileInfo(
3751+
"CLK_REBUF_VERT_ULVT_VNOC_TOP_BOO_TILE",
3752+
(1, 0, 9, 0),
3753+
&["clk-spine-buf"],
3754+
),
36383755
TileInfo(
36393756
"CLK_REBUF_VERT_VNOC_TOP_BOO_TILE",
36403757
(1, 0, 9, 0),
@@ -3661,6 +3778,11 @@ const VERSAL_TILES: &[TileInfo] = &[
36613778
(1, 0, 9, 0),
36623779
&["clk-spine-buf"],
36633780
),
3781+
TileInfo(
3782+
"CLK_REBUF_VERT_ULVT_VNOC_ACO_TILE",
3783+
(1, 0, 9, 0),
3784+
&["clk-spine-buf"],
3785+
),
36643786
TileInfo(
36653787
"CLK_REBUF_VERT_VNOC_BAA_TILE",
36663788
(1, 0, 9, 0),
@@ -3676,6 +3798,11 @@ const VERSAL_TILES: &[TileInfo] = &[
36763798
(1, 0, 9, 0),
36773799
&["clk-spine-buf"],
36783800
),
3801+
TileInfo(
3802+
"CLK_REBUF_VERT_ULVT_VNOC_BAO_TILE",
3803+
(1, 0, 9, 0),
3804+
&["clk-spine-buf"],
3805+
),
36793806
TileInfo(
36803807
"CLK_REBUF_VERT_VNOC_CBA_TILE",
36813808
(1, 0, 9, 0),
@@ -3691,6 +3818,11 @@ const VERSAL_TILES: &[TileInfo] = &[
36913818
(1, 0, 9, 0),
36923819
&["clk-spine-buf"],
36933820
),
3821+
TileInfo(
3822+
"CLK_REBUF_VERT_ULVT_VNOC_CBO_TILE",
3823+
(1, 0, 9, 0),
3824+
&["clk-spine-buf"],
3825+
),
36943826
TileInfo(
36953827
"CLK_REBUF_VERT_SSIT_TOP_AOO_TILE",
36963828
(1, 0, 9, 0),
@@ -3762,6 +3894,11 @@ const VERSAL_TILES: &[TileInfo] = &[
37623894
(1, 0, 8, 0),
37633895
&["clk-spine-buf"],
37643896
),
3897+
TileInfo(
3898+
"CLK_VERT_TO_HSR_ULVT_VNOC_OCO_TILE",
3899+
(1, 0, 8, 0),
3900+
&["clk-spine-buf"],
3901+
),
37653902
TileInfo(
37663903
"CLK_VERT_TO_HSR_VNOC_OCO_TILE",
37673904
(1, 0, 8, 0),
@@ -3903,6 +4040,7 @@ const VERSAL_TILES: &[TileInfo] = &[
39034040
TileInfo("NOC2_XBR2X4_TOP", SINGLE, &["hardip"]),
39044041
TileInfo("NPI2_NIR_TILE", SINGLE, &["hardip"]),
39054042
TileInfo("NPI2_RPTR_CORE", SINGLE, &["hardip"]),
4043+
TileInfo("NPI2_RPTR_CORE_MY", SINGLE, &["hardip"]),
39064044
TileInfo("NOC2_NPP_RPTR_TILE", SINGLE, &["hardip"]),
39074045
TileInfo("NOC2_NSU512_BLI_TILE", SINGLE, &["hardip"]),
39084046
TileInfo("NOC2_NMU512_BLI_TILE", SINGLE, &["hardip"]),
@@ -3921,7 +4059,9 @@ const VERSAL_TILES: &[TileInfo] = &[
39214059
TileInfo("CFRM_CPIPE_TERM_CPM5NX_CORE", (0, 0, 240, 0), &[]),
39224060
TileInfo("MISC_PSXL_DECAP_CORE", (0, 0, 0, 0), &[]),
39234061
TileInfo("PSXC_TILE", (0, 0, 239, 0), &["hardip"]),
3924-
TileInfo("MMI_TILE", (0, 0, 119, 0), &["hardip"]),
4062+
TileInfo("MMI_TILE", SINGLE, &["hardip"]),
4063+
TileInfo("TERM_P_MMI_CORE", SINGLE, &[]),
4064+
TileInfo("MISC_MMI_TIEOFF_CORE", SINGLE, &[]),
39254065
// junk
39264066
TileInfo("NULL", SINGLE, &[]),
39274067
TileInfo("__EMPTY__", SINGLE, &["crippled"]),
@@ -4037,6 +4177,7 @@ fn main() -> Result<(), Box<dyn Error>> {
40374177
if ntkn != "NULL"
40384178
&& ntkn != "PCIE_NULL"
40394179
&& ntkn != "INVALID_0_0"
4180+
&& ntkn != "__EMPTY__"
40404181
{
40414182
println!(
40424183
"Tile {} expanded onto {} which is not NULL",

0 commit comments

Comments
 (0)