We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 06e519a commit dc55564Copy full SHA for dc55564
CHANGELOG.md
@@ -6,13 +6,17 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.
6
7
## Unreleased
8
9
+## 1.23.0 - 2021-09-05
10
### Added
11
- Add `cc_onehot`
12
- `isochronous_4phase_handshake`: Isochronous clock domain crossing cutting all paths using a 4-phase handshake.
13
- Changed `isochronous_spill_register_tb` to `isochronous_crossing_tb` also covering the `isochronous_4phase_handshake`
14
module.
15
- Make reset value of `sync` module parameterizable.
16
17
+### Changed
18
+- `id_queue`: Allow simultaneous input and output requests in `FULL_BW` mode
19
+
20
## 1.22.1 - 2021-06-14
21
### Fixed
22
- Remove breaking change of `spill_register`
0 commit comments