Skip to content

Comments

verilator: speedup compile and synthesis#37

Merged
phsauter merged 1 commit intomainfrom
phsauter/verilator
Mar 13, 2025
Merged

verilator: speedup compile and synthesis#37
phsauter merged 1 commit intomainfrom
phsauter/verilator

Conversation

@phsauter
Copy link
Collaborator

Adding these arguments reduces compile+simulation time from 120s to 30s.
I do not understand the exact mechanism (yet) but it might be related to unrolling loops in tasks.

@phsauter phsauter merged commit d861c75 into main Mar 13, 2025
3 checks passed
@phsauter phsauter deleted the phsauter/verilator branch March 21, 2025 17:16
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant